Module selection using manufacturing information

Hiroyuki Tomiyama, Hiroto Yasuura

Research output: Contribution to conferencePaper

1 Citation (Scopus)

Abstract

Since manufacturing processes inherently fluctuate, LSI chips which are produced from the same design have different propagation delays. However, the difference in delays caused by the the process fluctuation has rarely been considered in most high-level synthesis systems which were developed before. This paper presents a new approach to module selection in high-level synthesis, which exploits difference in functional unit delays. First, a module library model which assumes the probabilistic nature of functional unit delays is presented. Then, we propose a module selection problem and an algorithm which minimizes the cost per faultless chip. Experimental results demonstrate that the proposed algorithm finds the optimal module selection which would not have been explored without manufacturing information.

Original languageEnglish
Pages275-281
Number of pages7
Publication statusPublished - Dec 1 1998
EventProceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98) - Yokohama, Jpn
Duration: Feb 10 1998Feb 13 1998

Conference

ConferenceProceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98)
CityYokohama, Jpn
Period2/10/982/13/98

Fingerprint

Costs
High level synthesis

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Tomiyama, H., & Yasuura, H. (1998). Module selection using manufacturing information. 275-281. Paper presented at Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98), Yokohama, Jpn, .

Module selection using manufacturing information. / Tomiyama, Hiroyuki; Yasuura, Hiroto.

1998. 275-281 Paper presented at Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98), Yokohama, Jpn, .

Research output: Contribution to conferencePaper

Tomiyama, H & Yasuura, H 1998, 'Module selection using manufacturing information', Paper presented at Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98), Yokohama, Jpn, 2/10/98 - 2/13/98 pp. 275-281.
Tomiyama H, Yasuura H. Module selection using manufacturing information. 1998. Paper presented at Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98), Yokohama, Jpn, .
Tomiyama, Hiroyuki ; Yasuura, Hiroto. / Module selection using manufacturing information. Paper presented at Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98), Yokohama, Jpn, .7 p.
@conference{63c941f4b2c84abb909d5a8233707def,
title = "Module selection using manufacturing information",
abstract = "Since manufacturing processes inherently fluctuate, LSI chips which are produced from the same design have different propagation delays. However, the difference in delays caused by the the process fluctuation has rarely been considered in most high-level synthesis systems which were developed before. This paper presents a new approach to module selection in high-level synthesis, which exploits difference in functional unit delays. First, a module library model which assumes the probabilistic nature of functional unit delays is presented. Then, we propose a module selection problem and an algorithm which minimizes the cost per faultless chip. Experimental results demonstrate that the proposed algorithm finds the optimal module selection which would not have been explored without manufacturing information.",
author = "Hiroyuki Tomiyama and Hiroto Yasuura",
year = "1998",
month = "12",
day = "1",
language = "English",
pages = "275--281",
note = "Proceedings of the 1998 3rd Conference of the Asia and South Pacific Design Automation (ASP-DAC '98) ; Conference date: 10-02-1998 Through 13-02-1998",

}

TY - CONF

T1 - Module selection using manufacturing information

AU - Tomiyama, Hiroyuki

AU - Yasuura, Hiroto

PY - 1998/12/1

Y1 - 1998/12/1

N2 - Since manufacturing processes inherently fluctuate, LSI chips which are produced from the same design have different propagation delays. However, the difference in delays caused by the the process fluctuation has rarely been considered in most high-level synthesis systems which were developed before. This paper presents a new approach to module selection in high-level synthesis, which exploits difference in functional unit delays. First, a module library model which assumes the probabilistic nature of functional unit delays is presented. Then, we propose a module selection problem and an algorithm which minimizes the cost per faultless chip. Experimental results demonstrate that the proposed algorithm finds the optimal module selection which would not have been explored without manufacturing information.

AB - Since manufacturing processes inherently fluctuate, LSI chips which are produced from the same design have different propagation delays. However, the difference in delays caused by the the process fluctuation has rarely been considered in most high-level synthesis systems which were developed before. This paper presents a new approach to module selection in high-level synthesis, which exploits difference in functional unit delays. First, a module library model which assumes the probabilistic nature of functional unit delays is presented. Then, we propose a module selection problem and an algorithm which minimizes the cost per faultless chip. Experimental results demonstrate that the proposed algorithm finds the optimal module selection which would not have been explored without manufacturing information.

UR - http://www.scopus.com/inward/record.url?scp=0032218665&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032218665&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0032218665

SP - 275

EP - 281

ER -