Multi-level logic optimization using binary decision diagrams

Yusuke Matsunaga, Masahiro Fujita

Research output: Chapter in Book/Report/Conference proceedingConference contribution

28 Citations (Scopus)

Abstract

A multilevel logic optimizer, which is based on the transduction method, is introduced. The original transduction method is good for optimization, but its calculation time and storage area increase exponentially with the number of inputs because of the use of truth tables. To save CPU time and memory space, the authors implemented this algorithm using ordered binary decision diagrams (OBDD) as the data structure for representing logic functions. Since OBDD does not become as large as other representations, it can handle large circuits without partitioning.

Original languageEnglish
Title of host publicationIEEE Int Conf Comput Aided Des ICCAD 89 Dig Tech Pap
Editors Anon
PublisherPubl by IEEE
Pages556-559
Number of pages4
ISBN (Print)0818659866
Publication statusPublished - 1989
Externally publishedYes
EventIEEE International Conference on Computer-Aided Design (ICCAD-89): Digest of Technical Papers - Santa Clara, CA, USA
Duration: Nov 5 1989Nov 9 1989

Other

OtherIEEE International Conference on Computer-Aided Design (ICCAD-89): Digest of Technical Papers
CitySanta Clara, CA, USA
Period11/5/8911/9/89

Fingerprint

Binary decision diagrams
Program processors
Data structures
Data storage equipment
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Matsunaga, Y., & Fujita, M. (1989). Multi-level logic optimization using binary decision diagrams. In Anon (Ed.), IEEE Int Conf Comput Aided Des ICCAD 89 Dig Tech Pap (pp. 556-559). Publ by IEEE.

Multi-level logic optimization using binary decision diagrams. / Matsunaga, Yusuke; Fujita, Masahiro.

IEEE Int Conf Comput Aided Des ICCAD 89 Dig Tech Pap. ed. / Anon. Publ by IEEE, 1989. p. 556-559.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Matsunaga, Y & Fujita, M 1989, Multi-level logic optimization using binary decision diagrams. in Anon (ed.), IEEE Int Conf Comput Aided Des ICCAD 89 Dig Tech Pap. Publ by IEEE, pp. 556-559, IEEE International Conference on Computer-Aided Design (ICCAD-89): Digest of Technical Papers, Santa Clara, CA, USA, 11/5/89.
Matsunaga Y, Fujita M. Multi-level logic optimization using binary decision diagrams. In Anon, editor, IEEE Int Conf Comput Aided Des ICCAD 89 Dig Tech Pap. Publ by IEEE. 1989. p. 556-559
Matsunaga, Yusuke ; Fujita, Masahiro. / Multi-level logic optimization using binary decision diagrams. IEEE Int Conf Comput Aided Des ICCAD 89 Dig Tech Pap. editor / Anon. Publ by IEEE, 1989. pp. 556-559
@inproceedings{b9687d8e99d44e33a3eda7723eb52154,
title = "Multi-level logic optimization using binary decision diagrams",
abstract = "A multilevel logic optimizer, which is based on the transduction method, is introduced. The original transduction method is good for optimization, but its calculation time and storage area increase exponentially with the number of inputs because of the use of truth tables. To save CPU time and memory space, the authors implemented this algorithm using ordered binary decision diagrams (OBDD) as the data structure for representing logic functions. Since OBDD does not become as large as other representations, it can handle large circuits without partitioning.",
author = "Yusuke Matsunaga and Masahiro Fujita",
year = "1989",
language = "English",
isbn = "0818659866",
pages = "556--559",
editor = "Anon",
booktitle = "IEEE Int Conf Comput Aided Des ICCAD 89 Dig Tech Pap",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Multi-level logic optimization using binary decision diagrams

AU - Matsunaga, Yusuke

AU - Fujita, Masahiro

PY - 1989

Y1 - 1989

N2 - A multilevel logic optimizer, which is based on the transduction method, is introduced. The original transduction method is good for optimization, but its calculation time and storage area increase exponentially with the number of inputs because of the use of truth tables. To save CPU time and memory space, the authors implemented this algorithm using ordered binary decision diagrams (OBDD) as the data structure for representing logic functions. Since OBDD does not become as large as other representations, it can handle large circuits without partitioning.

AB - A multilevel logic optimizer, which is based on the transduction method, is introduced. The original transduction method is good for optimization, but its calculation time and storage area increase exponentially with the number of inputs because of the use of truth tables. To save CPU time and memory space, the authors implemented this algorithm using ordered binary decision diagrams (OBDD) as the data structure for representing logic functions. Since OBDD does not become as large as other representations, it can handle large circuits without partitioning.

UR - http://www.scopus.com/inward/record.url?scp=0024942225&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024942225&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0024942225

SN - 0818659866

SP - 556

EP - 559

BT - IEEE Int Conf Comput Aided Des ICCAD 89 Dig Tech Pap

A2 - Anon, null

PB - Publ by IEEE

ER -