Multiple-bit-upset and single-bit-upset resilient 8T SRAM bitcell layout with divided wordline structure

S. Yoshimoto, T. Amashita, D. Kozuwa, T. Takata, M. Yoshimura, Y. Matsunaga, H. Yasuura, H. Kawaguchi, M. Yoshimoto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Fingerprint

Dive into the research topics of 'Multiple-bit-upset and single-bit-upset resilient 8T SRAM bitcell layout with divided wordline structure'. Together they form a unique fingerprint.

Engineering

Computer Science