Multiplier energy reduction through bypassing of partial products

Jun Ni Ohban; V. G. Moshnyaga; K. Inoue

doi:10.1109/APCCAS.2002.1115097

Multiplier energy reduction through bypassing of partial products

Jun Ni Ohban, V. G. Moshnyaga, K. Inoue

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

58 Citations (Scopus)

Abstract

The design of portable battery operated multimedia devices requires energy-efficient multiplication circuits. This paper presents a novel approach to reduce power consumption of digital multiplier based on dynamic bypassing of partial products. The bypassing elements incorporated into the multiplier hardware eliminate redundant signal transitions, which appear within the carry-save adders when the partial product is zero. Simulations on the real-life DCT data show that the proposed approach can improve power saving of related methods by 12%, while jointly with them, it reduces the power consumption of a 16x16 digital CMOS multiplier by 31%, with 25% area overhead and less than 4% performance degradation in the worst case. The circuit implementation is outlined.

Original language	English
Title of host publication	Proceedings - APCCAS 2002
Subtitle of host publication	Asia-Pacific Conference on Circuits and Systems
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	13-17
Number of pages	5
ISBN (Electronic)	0780376900
DOIs	https://doi.org/10.1109/APCCAS.2002.1115097
Publication status	Published - Jan 1 2002
Externally published	Yes
Event	Asia-Pacific Conference on Circuits and Systems, APCCAS 2002 - Denpasar, Bali, Indonesia Duration: Oct 28 2002 → Oct 31 2002

Publication series

Name	IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Volume	2

Other

Other	Asia-Pacific Conference on Circuits and Systems, APCCAS 2002
Country/Territory	Indonesia
City	Denpasar, Bali
Period	10/28/02 → 10/31/02

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/APCCAS.2002.1115097

Cite this

Ohban, J. N., Moshnyaga, V. G., & Inoue, K. (2002). Multiplier energy reduction through bypassing of partial products. In Proceedings - APCCAS 2002: Asia-Pacific Conference on Circuits and Systems (pp. 13-17). [1115097] (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS; Vol. 2). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APCCAS.2002.1115097

Multiplier energy reduction through bypassing of partial products. / Ohban, Jun Ni; Moshnyaga, V. G.; Inoue, K.

Proceedings - APCCAS 2002: Asia-Pacific Conference on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., 2002. p. 13-17 1115097 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS; Vol. 2).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Ohban, JN, Moshnyaga, VG & Inoue, K 2002, Multiplier energy reduction through bypassing of partial products. in Proceedings - APCCAS 2002: Asia-Pacific Conference on Circuits and Systems., 1115097, IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, vol. 2, Institute of Electrical and Electronics Engineers Inc., pp. 13-17, Asia-Pacific Conference on Circuits and Systems, APCCAS 2002, Denpasar, Bali, Indonesia, 10/28/02. https://doi.org/10.1109/APCCAS.2002.1115097

Ohban JN, Moshnyaga VG, Inoue K. Multiplier energy reduction through bypassing of partial products. In Proceedings - APCCAS 2002: Asia-Pacific Conference on Circuits and Systems. Institute of Electrical and Electronics Engineers Inc. 2002. p. 13-17. 1115097. (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS). https://doi.org/10.1109/APCCAS.2002.1115097

@inproceedings{d2dbe13edee74dc984bcb18e548148b5,

title = "Multiplier energy reduction through bypassing of partial products",

abstract = "The design of portable battery operated multimedia devices requires energy-efficient multiplication circuits. This paper presents a novel approach to reduce power consumption of digital multiplier based on dynamic bypassing of partial products. The bypassing elements incorporated into the multiplier hardware eliminate redundant signal transitions, which appear within the carry-save adders when the partial product is zero. Simulations on the real-life DCT data show that the proposed approach can improve power saving of related methods by 12%, while jointly with them, it reduces the power consumption of a 16x16 digital CMOS multiplier by 31%, with 25% area overhead and less than 4% performance degradation in the worst case. The circuit implementation is outlined.",

author = "Ohban, {Jun Ni} and Moshnyaga, {V. G.} and K. Inoue",

year = "2002",

month = jan,

day = "1",

doi = "10.1109/APCCAS.2002.1115097",

language = "English",

series = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "13--17",

booktitle = "Proceedings - APCCAS 2002",

address = "United States",

note = "Asia-Pacific Conference on Circuits and Systems, APCCAS 2002 ; Conference date: 28-10-2002 Through 31-10-2002",

}

TY - GEN

T1 - Multiplier energy reduction through bypassing of partial products

AU - Ohban, Jun Ni

AU - Moshnyaga, V. G.

AU - Inoue, K.

PY - 2002/1/1

Y1 - 2002/1/1

N2 - The design of portable battery operated multimedia devices requires energy-efficient multiplication circuits. This paper presents a novel approach to reduce power consumption of digital multiplier based on dynamic bypassing of partial products. The bypassing elements incorporated into the multiplier hardware eliminate redundant signal transitions, which appear within the carry-save adders when the partial product is zero. Simulations on the real-life DCT data show that the proposed approach can improve power saving of related methods by 12%, while jointly with them, it reduces the power consumption of a 16x16 digital CMOS multiplier by 31%, with 25% area overhead and less than 4% performance degradation in the worst case. The circuit implementation is outlined.

AB - The design of portable battery operated multimedia devices requires energy-efficient multiplication circuits. This paper presents a novel approach to reduce power consumption of digital multiplier based on dynamic bypassing of partial products. The bypassing elements incorporated into the multiplier hardware eliminate redundant signal transitions, which appear within the carry-save adders when the partial product is zero. Simulations on the real-life DCT data show that the proposed approach can improve power saving of related methods by 12%, while jointly with them, it reduces the power consumption of a 16x16 digital CMOS multiplier by 31%, with 25% area overhead and less than 4% performance degradation in the worst case. The circuit implementation is outlined.

UR - http://www.scopus.com/inward/record.url?scp=0345471798&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0345471798&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2002.1115097

DO - 10.1109/APCCAS.2002.1115097

M3 - Conference contribution

AN - SCOPUS:0345471798

T3 - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

SP - 13

EP - 17

BT - Proceedings - APCCAS 2002

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - Asia-Pacific Conference on Circuits and Systems, APCCAS 2002

Y2 - 28 October 2002 through 31 October 2002

ER -

Multiplier energy reduction through bypassing of partial products

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this