New parallel shortest path searching algorithm based on dynamically reconfigurable processor DAPDNA-2

Hiroyuki Ishikawa, Sho Shimizu, Yutaka Arakawa, Naoaki Yamanaka, Kosuke Shiba

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

This paper proposes a parallel shortest path-searching algorithm and implements it on a newly structured parallel reconfigurable processor, DAPDNA-2 (IPFlex Inc). Routing determines the shortest paths from the source to the ultimate destination through intermediate nodes. In Open Shortest Path First (OSPF), Dijkstra's shortest path algorithm, which is the conventional one, finds the shortest paths from the source on a program counter-based processor. The calculation time for Dijkstra's algorithm is O(N2) when the number of nodes is N. When the network scale is large, calculation time required by Dijkstra's algorithm increases rapidly. It's very difficult to compute Dijkstra's algorithm in parallel because of the need for previous calculation results, so Dijkstra's algorithm is unsuitable for parallel processors. Our proposed scheme finds the shortest paths using a simultaneous multi-path search method. In contrast with Dijkstra's algorithm, several nodes can be determined at one time. Moreover, we partition the network into different groups (network groups) and find the all-node pair's shortest path in each group using a pipeline operation. Networks can be abstracted, and the shortest paths in very large networks can be found easily. The proposed scheme can decrease calculation time from O(N2) to O(N) using a pipeline operation on DAPDNA-2. Our simulations show that the proposed algorithm uses 99.6% less calculation time than Dijkstra's algorithm. The proposed algorithm can be applied to the very large Internet network designs of the future.

Original languageEnglish
Title of host publication2007 IEEE International Conference on Communications, ICC'07
Pages1997-2002
Number of pages6
DOIs
Publication statusPublished - Dec 1 2007
Event2007 IEEE International Conference on Communications, ICC'07 - Glasgow, Scotland, United Kingdom
Duration: Jun 24 2007Jun 28 2007

Publication series

NameIEEE International Conference on Communications
ISSN (Print)0536-1486

Conference

Conference2007 IEEE International Conference on Communications, ICC'07
CountryUnited Kingdom
CityGlasgow, Scotland
Period6/24/076/28/07

Fingerprint

Pipelines
Internet

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

Ishikawa, H., Shimizu, S., Arakawa, Y., Yamanaka, N., & Shiba, K. (2007). New parallel shortest path searching algorithm based on dynamically reconfigurable processor DAPDNA-2. In 2007 IEEE International Conference on Communications, ICC'07 (pp. 1997-2002). [4289003] (IEEE International Conference on Communications). https://doi.org/10.1109/ICC.2007.332

New parallel shortest path searching algorithm based on dynamically reconfigurable processor DAPDNA-2. / Ishikawa, Hiroyuki; Shimizu, Sho; Arakawa, Yutaka; Yamanaka, Naoaki; Shiba, Kosuke.

2007 IEEE International Conference on Communications, ICC'07. 2007. p. 1997-2002 4289003 (IEEE International Conference on Communications).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ishikawa, H, Shimizu, S, Arakawa, Y, Yamanaka, N & Shiba, K 2007, New parallel shortest path searching algorithm based on dynamically reconfigurable processor DAPDNA-2. in 2007 IEEE International Conference on Communications, ICC'07., 4289003, IEEE International Conference on Communications, pp. 1997-2002, 2007 IEEE International Conference on Communications, ICC'07, Glasgow, Scotland, United Kingdom, 6/24/07. https://doi.org/10.1109/ICC.2007.332
Ishikawa H, Shimizu S, Arakawa Y, Yamanaka N, Shiba K. New parallel shortest path searching algorithm based on dynamically reconfigurable processor DAPDNA-2. In 2007 IEEE International Conference on Communications, ICC'07. 2007. p. 1997-2002. 4289003. (IEEE International Conference on Communications). https://doi.org/10.1109/ICC.2007.332
Ishikawa, Hiroyuki ; Shimizu, Sho ; Arakawa, Yutaka ; Yamanaka, Naoaki ; Shiba, Kosuke. / New parallel shortest path searching algorithm based on dynamically reconfigurable processor DAPDNA-2. 2007 IEEE International Conference on Communications, ICC'07. 2007. pp. 1997-2002 (IEEE International Conference on Communications).
@inproceedings{32b934b480fd4709abd982f8419e94d8,
title = "New parallel shortest path searching algorithm based on dynamically reconfigurable processor DAPDNA-2",
abstract = "This paper proposes a parallel shortest path-searching algorithm and implements it on a newly structured parallel reconfigurable processor, DAPDNA-2 (IPFlex Inc). Routing determines the shortest paths from the source to the ultimate destination through intermediate nodes. In Open Shortest Path First (OSPF), Dijkstra's shortest path algorithm, which is the conventional one, finds the shortest paths from the source on a program counter-based processor. The calculation time for Dijkstra's algorithm is O(N2) when the number of nodes is N. When the network scale is large, calculation time required by Dijkstra's algorithm increases rapidly. It's very difficult to compute Dijkstra's algorithm in parallel because of the need for previous calculation results, so Dijkstra's algorithm is unsuitable for parallel processors. Our proposed scheme finds the shortest paths using a simultaneous multi-path search method. In contrast with Dijkstra's algorithm, several nodes can be determined at one time. Moreover, we partition the network into different groups (network groups) and find the all-node pair's shortest path in each group using a pipeline operation. Networks can be abstracted, and the shortest paths in very large networks can be found easily. The proposed scheme can decrease calculation time from O(N2) to O(N) using a pipeline operation on DAPDNA-2. Our simulations show that the proposed algorithm uses 99.6{\%} less calculation time than Dijkstra's algorithm. The proposed algorithm can be applied to the very large Internet network designs of the future.",
author = "Hiroyuki Ishikawa and Sho Shimizu and Yutaka Arakawa and Naoaki Yamanaka and Kosuke Shiba",
year = "2007",
month = "12",
day = "1",
doi = "10.1109/ICC.2007.332",
language = "English",
isbn = "1424403537",
series = "IEEE International Conference on Communications",
pages = "1997--2002",
booktitle = "2007 IEEE International Conference on Communications, ICC'07",

}

TY - GEN

T1 - New parallel shortest path searching algorithm based on dynamically reconfigurable processor DAPDNA-2

AU - Ishikawa, Hiroyuki

AU - Shimizu, Sho

AU - Arakawa, Yutaka

AU - Yamanaka, Naoaki

AU - Shiba, Kosuke

PY - 2007/12/1

Y1 - 2007/12/1

N2 - This paper proposes a parallel shortest path-searching algorithm and implements it on a newly structured parallel reconfigurable processor, DAPDNA-2 (IPFlex Inc). Routing determines the shortest paths from the source to the ultimate destination through intermediate nodes. In Open Shortest Path First (OSPF), Dijkstra's shortest path algorithm, which is the conventional one, finds the shortest paths from the source on a program counter-based processor. The calculation time for Dijkstra's algorithm is O(N2) when the number of nodes is N. When the network scale is large, calculation time required by Dijkstra's algorithm increases rapidly. It's very difficult to compute Dijkstra's algorithm in parallel because of the need for previous calculation results, so Dijkstra's algorithm is unsuitable for parallel processors. Our proposed scheme finds the shortest paths using a simultaneous multi-path search method. In contrast with Dijkstra's algorithm, several nodes can be determined at one time. Moreover, we partition the network into different groups (network groups) and find the all-node pair's shortest path in each group using a pipeline operation. Networks can be abstracted, and the shortest paths in very large networks can be found easily. The proposed scheme can decrease calculation time from O(N2) to O(N) using a pipeline operation on DAPDNA-2. Our simulations show that the proposed algorithm uses 99.6% less calculation time than Dijkstra's algorithm. The proposed algorithm can be applied to the very large Internet network designs of the future.

AB - This paper proposes a parallel shortest path-searching algorithm and implements it on a newly structured parallel reconfigurable processor, DAPDNA-2 (IPFlex Inc). Routing determines the shortest paths from the source to the ultimate destination through intermediate nodes. In Open Shortest Path First (OSPF), Dijkstra's shortest path algorithm, which is the conventional one, finds the shortest paths from the source on a program counter-based processor. The calculation time for Dijkstra's algorithm is O(N2) when the number of nodes is N. When the network scale is large, calculation time required by Dijkstra's algorithm increases rapidly. It's very difficult to compute Dijkstra's algorithm in parallel because of the need for previous calculation results, so Dijkstra's algorithm is unsuitable for parallel processors. Our proposed scheme finds the shortest paths using a simultaneous multi-path search method. In contrast with Dijkstra's algorithm, several nodes can be determined at one time. Moreover, we partition the network into different groups (network groups) and find the all-node pair's shortest path in each group using a pipeline operation. Networks can be abstracted, and the shortest paths in very large networks can be found easily. The proposed scheme can decrease calculation time from O(N2) to O(N) using a pipeline operation on DAPDNA-2. Our simulations show that the proposed algorithm uses 99.6% less calculation time than Dijkstra's algorithm. The proposed algorithm can be applied to the very large Internet network designs of the future.

UR - http://www.scopus.com/inward/record.url?scp=38549174316&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=38549174316&partnerID=8YFLogxK

U2 - 10.1109/ICC.2007.332

DO - 10.1109/ICC.2007.332

M3 - Conference contribution

AN - SCOPUS:38549174316

SN - 1424403537

SN - 9781424403530

T3 - IEEE International Conference on Communications

SP - 1997

EP - 2002

BT - 2007 IEEE International Conference on Communications, ICC'07

ER -