Novel test methodology for core-based system LSIs and a testing time minimization problem

Makoto Sugihara, Hiroshi Date, Hiroto Yasuura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

48 Citations (Scopus)

Abstract

In this paper, we propose a novel test methodology for core-based system LSIs. Our test methodology aims to decrease testing time for core-based system LSIs. Considering testing time reduction, our test methodology is based on BIST and ATPG. The main contributions of this paper are summarized as follows. (i). BIST is efficiently combined with external testing to relax the limitation of the external primary inputs and outputs. (ii). External testing for one of cores and BISTs for the others are performed in parallel to reduce the total testing time. (iii). The testing time minimization problem for core-based system LSIs is formulated as a combinatorial optimization problem to select the optimal set of test vectors from given sets of test vectors for each core.

Original languageEnglish
Title of host publicationIEEE International Test Conference (TC)
Editors Anon
Pages465-472
Number of pages8
DOIs
Publication statusPublished - Dec 1 1998
EventProceedings of the 1998 IEEE International Test Conference - Washington, DC, USA
Duration: Oct 18 1998Oct 21 1998

Publication series

NameIEEE International Test Conference (TC)
ISSN (Print)1089-3539

Other

OtherProceedings of the 1998 IEEE International Test Conference
CityWashington, DC, USA
Period10/18/9810/21/98

Fingerprint

Built-in self test
Testing
Combinatorial optimization

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Sugihara, M., Date, H., & Yasuura, H. (1998). Novel test methodology for core-based system LSIs and a testing time minimization problem. In Anon (Ed.), IEEE International Test Conference (TC) (pp. 465-472). (IEEE International Test Conference (TC)). https://doi.org/10.1109/TEST.1998.743187

Novel test methodology for core-based system LSIs and a testing time minimization problem. / Sugihara, Makoto; Date, Hiroshi; Yasuura, Hiroto.

IEEE International Test Conference (TC). ed. / Anon. 1998. p. 465-472 (IEEE International Test Conference (TC)).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sugihara, M, Date, H & Yasuura, H 1998, Novel test methodology for core-based system LSIs and a testing time minimization problem. in Anon (ed.), IEEE International Test Conference (TC). IEEE International Test Conference (TC), pp. 465-472, Proceedings of the 1998 IEEE International Test Conference, Washington, DC, USA, 10/18/98. https://doi.org/10.1109/TEST.1998.743187
Sugihara M, Date H, Yasuura H. Novel test methodology for core-based system LSIs and a testing time minimization problem. In Anon, editor, IEEE International Test Conference (TC). 1998. p. 465-472. (IEEE International Test Conference (TC)). https://doi.org/10.1109/TEST.1998.743187
Sugihara, Makoto ; Date, Hiroshi ; Yasuura, Hiroto. / Novel test methodology for core-based system LSIs and a testing time minimization problem. IEEE International Test Conference (TC). editor / Anon. 1998. pp. 465-472 (IEEE International Test Conference (TC)).
@inproceedings{27f8d7917d9a4dc5a0dbd5d4b93fade7,
title = "Novel test methodology for core-based system LSIs and a testing time minimization problem",
abstract = "In this paper, we propose a novel test methodology for core-based system LSIs. Our test methodology aims to decrease testing time for core-based system LSIs. Considering testing time reduction, our test methodology is based on BIST and ATPG. The main contributions of this paper are summarized as follows. (i). BIST is efficiently combined with external testing to relax the limitation of the external primary inputs and outputs. (ii). External testing for one of cores and BISTs for the others are performed in parallel to reduce the total testing time. (iii). The testing time minimization problem for core-based system LSIs is formulated as a combinatorial optimization problem to select the optimal set of test vectors from given sets of test vectors for each core.",
author = "Makoto Sugihara and Hiroshi Date and Hiroto Yasuura",
year = "1998",
month = "12",
day = "1",
doi = "10.1109/TEST.1998.743187",
language = "English",
isbn = "0780350936",
series = "IEEE International Test Conference (TC)",
pages = "465--472",
editor = "Anon",
booktitle = "IEEE International Test Conference (TC)",

}

TY - GEN

T1 - Novel test methodology for core-based system LSIs and a testing time minimization problem

AU - Sugihara, Makoto

AU - Date, Hiroshi

AU - Yasuura, Hiroto

PY - 1998/12/1

Y1 - 1998/12/1

N2 - In this paper, we propose a novel test methodology for core-based system LSIs. Our test methodology aims to decrease testing time for core-based system LSIs. Considering testing time reduction, our test methodology is based on BIST and ATPG. The main contributions of this paper are summarized as follows. (i). BIST is efficiently combined with external testing to relax the limitation of the external primary inputs and outputs. (ii). External testing for one of cores and BISTs for the others are performed in parallel to reduce the total testing time. (iii). The testing time minimization problem for core-based system LSIs is formulated as a combinatorial optimization problem to select the optimal set of test vectors from given sets of test vectors for each core.

AB - In this paper, we propose a novel test methodology for core-based system LSIs. Our test methodology aims to decrease testing time for core-based system LSIs. Considering testing time reduction, our test methodology is based on BIST and ATPG. The main contributions of this paper are summarized as follows. (i). BIST is efficiently combined with external testing to relax the limitation of the external primary inputs and outputs. (ii). External testing for one of cores and BISTs for the others are performed in parallel to reduce the total testing time. (iii). The testing time minimization problem for core-based system LSIs is formulated as a combinatorial optimization problem to select the optimal set of test vectors from given sets of test vectors for each core.

UR - http://www.scopus.com/inward/record.url?scp=0032307115&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032307115&partnerID=8YFLogxK

U2 - 10.1109/TEST.1998.743187

DO - 10.1109/TEST.1998.743187

M3 - Conference contribution

AN - SCOPUS:0032307115

SN - 0780350936

T3 - IEEE International Test Conference (TC)

SP - 465

EP - 472

BT - IEEE International Test Conference (TC)

A2 - Anon, null

ER -