Omitting cache look-up for high-performance, low-power microprocessors

Inoue Koji, Vasily G. Moshnyaga, Kazuaki Murakami

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper, we propose a novel architecture for low-power direct-mapped instruction caches, called "history-based tag-comparison (HBTC) cache". The cache attempts to reuse tag-comparison results for avoiding unnecessary tag checks. Execution footprints are recorded into an extended BTB (Branch Target Buffer). In our evaluation, it is observed that the energy for tag comparison can be reduced by more than 90% in many applications.

Original languageEnglish
Pages (from-to)279-287
Number of pages9
JournalIEICE Transactions on Electronics
VolumeE85-C
Issue number2
Publication statusPublished - Feb 2002
Externally publishedYes

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Omitting cache look-up for high-performance, low-power microprocessors'. Together they form a unique fingerprint.

Cite this