Optimal intermediate bus capacitance for system stability on distributed power architecture

Seiya Abe, Masahiko Hirokawa, Masahito Shoyama, Tamotsu Ninomiya

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

The power supply system which requires the low-voltage / high-current output has been changing from conventional centralized power system to distributed power system. The distributed power system consists of bus converter and POL. The most important factor is the system stability in bus architecture design. The overlap between the output impedance of bus converter and input impedance of POL causes system instability, and it has been an actual problem. Increasing the bus capacitor, system stability can be reduced easily. However, due to the limited space on the system board, increasing of bus capacitors is impractical. The urgent solution of the issue is desired strongly. This paper presents the output impedance design for on-board distributed power system by means of full-regulated bus converter. The output impedance peak of the bus converter and the input impedance of the POL are analyzed, and it is conformed by experimentally for stability criterion. Furthermore, the optimal intermediate bus capacitance design for system stability is proposed.

Original languageEnglish
Title of host publicationPESC '08 - 39th IEEE Annual Power Electronics Specialists Conference - Proceedings
Pages611-616
Number of pages6
DOIs
Publication statusPublished - Sep 29 2008
EventPESC '08 - 39th IEEE Annual Power Electronics Specialists Conference - Rhodes, Greece
Duration: Jun 15 2008Jun 19 2008

Publication series

NamePESC Record - IEEE Annual Power Electronics Specialists Conference
ISSN (Print)0275-9306

Other

OtherPESC '08 - 39th IEEE Annual Power Electronics Specialists Conference
CountryGreece
CityRhodes
Period6/15/086/19/08

Fingerprint

systems stability
Capacitance
System stability
Impedance
capacitance
impedance
converters
Converter
Power System
output
Distributed Systems
Output
Capacitor
capacitors
Capacitors
Low Voltage
power supplies
low voltage
high current
Stability Criteria

All Science Journal Classification (ASJC) codes

  • Modelling and Simulation
  • Condensed Matter Physics
  • Energy Engineering and Power Technology
  • Electrical and Electronic Engineering

Cite this

Abe, S., Hirokawa, M., Shoyama, M., & Ninomiya, T. (2008). Optimal intermediate bus capacitance for system stability on distributed power architecture. In PESC '08 - 39th IEEE Annual Power Electronics Specialists Conference - Proceedings (pp. 611-616). [4591997] (PESC Record - IEEE Annual Power Electronics Specialists Conference). https://doi.org/10.1109/PESC.2008.4591997

Optimal intermediate bus capacitance for system stability on distributed power architecture. / Abe, Seiya; Hirokawa, Masahiko; Shoyama, Masahito; Ninomiya, Tamotsu.

PESC '08 - 39th IEEE Annual Power Electronics Specialists Conference - Proceedings. 2008. p. 611-616 4591997 (PESC Record - IEEE Annual Power Electronics Specialists Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abe, S, Hirokawa, M, Shoyama, M & Ninomiya, T 2008, Optimal intermediate bus capacitance for system stability on distributed power architecture. in PESC '08 - 39th IEEE Annual Power Electronics Specialists Conference - Proceedings., 4591997, PESC Record - IEEE Annual Power Electronics Specialists Conference, pp. 611-616, PESC '08 - 39th IEEE Annual Power Electronics Specialists Conference, Rhodes, Greece, 6/15/08. https://doi.org/10.1109/PESC.2008.4591997
Abe S, Hirokawa M, Shoyama M, Ninomiya T. Optimal intermediate bus capacitance for system stability on distributed power architecture. In PESC '08 - 39th IEEE Annual Power Electronics Specialists Conference - Proceedings. 2008. p. 611-616. 4591997. (PESC Record - IEEE Annual Power Electronics Specialists Conference). https://doi.org/10.1109/PESC.2008.4591997
Abe, Seiya ; Hirokawa, Masahiko ; Shoyama, Masahito ; Ninomiya, Tamotsu. / Optimal intermediate bus capacitance for system stability on distributed power architecture. PESC '08 - 39th IEEE Annual Power Electronics Specialists Conference - Proceedings. 2008. pp. 611-616 (PESC Record - IEEE Annual Power Electronics Specialists Conference).
@inproceedings{9dc8b30d54d04069a058d8037187f418,
title = "Optimal intermediate bus capacitance for system stability on distributed power architecture",
abstract = "The power supply system which requires the low-voltage / high-current output has been changing from conventional centralized power system to distributed power system. The distributed power system consists of bus converter and POL. The most important factor is the system stability in bus architecture design. The overlap between the output impedance of bus converter and input impedance of POL causes system instability, and it has been an actual problem. Increasing the bus capacitor, system stability can be reduced easily. However, due to the limited space on the system board, increasing of bus capacitors is impractical. The urgent solution of the issue is desired strongly. This paper presents the output impedance design for on-board distributed power system by means of full-regulated bus converter. The output impedance peak of the bus converter and the input impedance of the POL are analyzed, and it is conformed by experimentally for stability criterion. Furthermore, the optimal intermediate bus capacitance design for system stability is proposed.",
author = "Seiya Abe and Masahiko Hirokawa and Masahito Shoyama and Tamotsu Ninomiya",
year = "2008",
month = "9",
day = "29",
doi = "10.1109/PESC.2008.4591997",
language = "English",
isbn = "9781424416684",
series = "PESC Record - IEEE Annual Power Electronics Specialists Conference",
pages = "611--616",
booktitle = "PESC '08 - 39th IEEE Annual Power Electronics Specialists Conference - Proceedings",

}

TY - GEN

T1 - Optimal intermediate bus capacitance for system stability on distributed power architecture

AU - Abe, Seiya

AU - Hirokawa, Masahiko

AU - Shoyama, Masahito

AU - Ninomiya, Tamotsu

PY - 2008/9/29

Y1 - 2008/9/29

N2 - The power supply system which requires the low-voltage / high-current output has been changing from conventional centralized power system to distributed power system. The distributed power system consists of bus converter and POL. The most important factor is the system stability in bus architecture design. The overlap between the output impedance of bus converter and input impedance of POL causes system instability, and it has been an actual problem. Increasing the bus capacitor, system stability can be reduced easily. However, due to the limited space on the system board, increasing of bus capacitors is impractical. The urgent solution of the issue is desired strongly. This paper presents the output impedance design for on-board distributed power system by means of full-regulated bus converter. The output impedance peak of the bus converter and the input impedance of the POL are analyzed, and it is conformed by experimentally for stability criterion. Furthermore, the optimal intermediate bus capacitance design for system stability is proposed.

AB - The power supply system which requires the low-voltage / high-current output has been changing from conventional centralized power system to distributed power system. The distributed power system consists of bus converter and POL. The most important factor is the system stability in bus architecture design. The overlap between the output impedance of bus converter and input impedance of POL causes system instability, and it has been an actual problem. Increasing the bus capacitor, system stability can be reduced easily. However, due to the limited space on the system board, increasing of bus capacitors is impractical. The urgent solution of the issue is desired strongly. This paper presents the output impedance design for on-board distributed power system by means of full-regulated bus converter. The output impedance peak of the bus converter and the input impedance of the POL are analyzed, and it is conformed by experimentally for stability criterion. Furthermore, the optimal intermediate bus capacitance design for system stability is proposed.

UR - http://www.scopus.com/inward/record.url?scp=52349098519&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=52349098519&partnerID=8YFLogxK

U2 - 10.1109/PESC.2008.4591997

DO - 10.1109/PESC.2008.4591997

M3 - Conference contribution

AN - SCOPUS:52349098519

SN - 9781424416684

T3 - PESC Record - IEEE Annual Power Electronics Specialists Conference

SP - 611

EP - 616

BT - PESC '08 - 39th IEEE Annual Power Electronics Specialists Conference - Proceedings

ER -