Optimization of machining conditions of basic-type CMP/P-CVM fusion processing using SiC substrate

Yasuhisa Sano, Kousuke Shiozawa, Toshiro Doi, Syuhei Kurokawa, Hideo Aida, Koki Oyama, Tadakazu Miyashita, Haruo Sumizawa, Kazuto Yamauchi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We proposed a high-efficiency planarization method that combines two processes, namely mechanical polishing, wherein the convex part of the work surface is converted to a damaged layer, and atmospheric-pressure plasma etching, wherein the damaged convex area is efficiently removed. For the effective generation of the damaged layer, we used cross-sectional transmission electron microscopy to investigate machining conditions using SiC substrates. Results revealed that the thickness of the damaged layer increased with the processing pressure, but it was insensitive to the processing time and rotation speed. By optimizing the machining conditions, a decreasing rate of the step height approximately seven times larger than its value during simple mechanical polishing was obtained using combined processing.

Original languageEnglish
Title of host publication2015 International Conference on Planarization/CMP Technology, ICPT 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781619565104
Publication statusPublished - Feb 17 2016
EventInternational Conference on Planarization/CMP Technology, ICPT 2015 - Chandler, United States
Duration: Sep 30 2015Oct 2 2015

Other

OtherInternational Conference on Planarization/CMP Technology, ICPT 2015
CountryUnited States
CityChandler
Period9/30/1510/2/15

Fingerprint

Cytidine Monophosphate
Machining
Fusion reactions
Polishing
Substrates
Processing
Plasma etching
Atmospheric pressure
Transmission electron microscopy

All Science Journal Classification (ASJC) codes

  • Process Chemistry and Technology
  • Electronic, Optical and Magnetic Materials

Cite this

Sano, Y., Shiozawa, K., Doi, T., Kurokawa, S., Aida, H., Oyama, K., ... Yamauchi, K. (2016). Optimization of machining conditions of basic-type CMP/P-CVM fusion processing using SiC substrate. In 2015 International Conference on Planarization/CMP Technology, ICPT 2015 [7412032] Institute of Electrical and Electronics Engineers Inc..

Optimization of machining conditions of basic-type CMP/P-CVM fusion processing using SiC substrate. / Sano, Yasuhisa; Shiozawa, Kousuke; Doi, Toshiro; Kurokawa, Syuhei; Aida, Hideo; Oyama, Koki; Miyashita, Tadakazu; Sumizawa, Haruo; Yamauchi, Kazuto.

2015 International Conference on Planarization/CMP Technology, ICPT 2015. Institute of Electrical and Electronics Engineers Inc., 2016. 7412032.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sano, Y, Shiozawa, K, Doi, T, Kurokawa, S, Aida, H, Oyama, K, Miyashita, T, Sumizawa, H & Yamauchi, K 2016, Optimization of machining conditions of basic-type CMP/P-CVM fusion processing using SiC substrate. in 2015 International Conference on Planarization/CMP Technology, ICPT 2015., 7412032, Institute of Electrical and Electronics Engineers Inc., International Conference on Planarization/CMP Technology, ICPT 2015, Chandler, United States, 9/30/15.
Sano Y, Shiozawa K, Doi T, Kurokawa S, Aida H, Oyama K et al. Optimization of machining conditions of basic-type CMP/P-CVM fusion processing using SiC substrate. In 2015 International Conference on Planarization/CMP Technology, ICPT 2015. Institute of Electrical and Electronics Engineers Inc. 2016. 7412032
Sano, Yasuhisa ; Shiozawa, Kousuke ; Doi, Toshiro ; Kurokawa, Syuhei ; Aida, Hideo ; Oyama, Koki ; Miyashita, Tadakazu ; Sumizawa, Haruo ; Yamauchi, Kazuto. / Optimization of machining conditions of basic-type CMP/P-CVM fusion processing using SiC substrate. 2015 International Conference on Planarization/CMP Technology, ICPT 2015. Institute of Electrical and Electronics Engineers Inc., 2016.
@inproceedings{c65ef3c607c74e48bacd70d76e2b005d,
title = "Optimization of machining conditions of basic-type CMP/P-CVM fusion processing using SiC substrate",
abstract = "We proposed a high-efficiency planarization method that combines two processes, namely mechanical polishing, wherein the convex part of the work surface is converted to a damaged layer, and atmospheric-pressure plasma etching, wherein the damaged convex area is efficiently removed. For the effective generation of the damaged layer, we used cross-sectional transmission electron microscopy to investigate machining conditions using SiC substrates. Results revealed that the thickness of the damaged layer increased with the processing pressure, but it was insensitive to the processing time and rotation speed. By optimizing the machining conditions, a decreasing rate of the step height approximately seven times larger than its value during simple mechanical polishing was obtained using combined processing.",
author = "Yasuhisa Sano and Kousuke Shiozawa and Toshiro Doi and Syuhei Kurokawa and Hideo Aida and Koki Oyama and Tadakazu Miyashita and Haruo Sumizawa and Kazuto Yamauchi",
year = "2016",
month = "2",
day = "17",
language = "English",
booktitle = "2015 International Conference on Planarization/CMP Technology, ICPT 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Optimization of machining conditions of basic-type CMP/P-CVM fusion processing using SiC substrate

AU - Sano, Yasuhisa

AU - Shiozawa, Kousuke

AU - Doi, Toshiro

AU - Kurokawa, Syuhei

AU - Aida, Hideo

AU - Oyama, Koki

AU - Miyashita, Tadakazu

AU - Sumizawa, Haruo

AU - Yamauchi, Kazuto

PY - 2016/2/17

Y1 - 2016/2/17

N2 - We proposed a high-efficiency planarization method that combines two processes, namely mechanical polishing, wherein the convex part of the work surface is converted to a damaged layer, and atmospheric-pressure plasma etching, wherein the damaged convex area is efficiently removed. For the effective generation of the damaged layer, we used cross-sectional transmission electron microscopy to investigate machining conditions using SiC substrates. Results revealed that the thickness of the damaged layer increased with the processing pressure, but it was insensitive to the processing time and rotation speed. By optimizing the machining conditions, a decreasing rate of the step height approximately seven times larger than its value during simple mechanical polishing was obtained using combined processing.

AB - We proposed a high-efficiency planarization method that combines two processes, namely mechanical polishing, wherein the convex part of the work surface is converted to a damaged layer, and atmospheric-pressure plasma etching, wherein the damaged convex area is efficiently removed. For the effective generation of the damaged layer, we used cross-sectional transmission electron microscopy to investigate machining conditions using SiC substrates. Results revealed that the thickness of the damaged layer increased with the processing pressure, but it was insensitive to the processing time and rotation speed. By optimizing the machining conditions, a decreasing rate of the step height approximately seven times larger than its value during simple mechanical polishing was obtained using combined processing.

UR - http://www.scopus.com/inward/record.url?scp=84964433368&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84964433368&partnerID=8YFLogxK

M3 - Conference contribution

BT - 2015 International Conference on Planarization/CMP Technology, ICPT 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -