Post-layout simulation time reduction for phase-locked loop frequency synthesizer using system identification techniques

Lechang Liu, Ramesh Pokharel

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Compact model extraction of phase-locked loop (PLL) frequency synthesizer using system identification techniques is proposed to reduce post-layout simulation time. This is the first published compact model for PLL using system identification techniques. It features an autoregressive exogenous model for the charge pump and the loop filter with a lookup table for nonlinearity compensation and a radial basis function neural network for the voltage-controlled oscillator with nonlinear frequency-voltage relationship, thereby reducing the post-layout simulation time to 26% of the original circuits with the accuracy of 93%.

Original languageEnglish
Article number6926919
Pages (from-to)1751-1755
Number of pages5
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume33
Issue number11
DOIs
Publication statusPublished - Nov 1 2014

Fingerprint

Frequency synthesizers
Phase locked loops
Identification (control systems)
Table lookup
Variable frequency oscillators
Pumps
Neural networks
Networks (circuits)
Electric potential

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

@article{4b4c0fc86fe9480cbf78de543b5e2392,
title = "Post-layout simulation time reduction for phase-locked loop frequency synthesizer using system identification techniques",
abstract = "Compact model extraction of phase-locked loop (PLL) frequency synthesizer using system identification techniques is proposed to reduce post-layout simulation time. This is the first published compact model for PLL using system identification techniques. It features an autoregressive exogenous model for the charge pump and the loop filter with a lookup table for nonlinearity compensation and a radial basis function neural network for the voltage-controlled oscillator with nonlinear frequency-voltage relationship, thereby reducing the post-layout simulation time to 26{\%} of the original circuits with the accuracy of 93{\%}.",
author = "Lechang Liu and Ramesh Pokharel",
year = "2014",
month = "11",
day = "1",
doi = "10.1109/TCAD.2014.2354291",
language = "English",
volume = "33",
pages = "1751--1755",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - Post-layout simulation time reduction for phase-locked loop frequency synthesizer using system identification techniques

AU - Liu, Lechang

AU - Pokharel, Ramesh

PY - 2014/11/1

Y1 - 2014/11/1

N2 - Compact model extraction of phase-locked loop (PLL) frequency synthesizer using system identification techniques is proposed to reduce post-layout simulation time. This is the first published compact model for PLL using system identification techniques. It features an autoregressive exogenous model for the charge pump and the loop filter with a lookup table for nonlinearity compensation and a radial basis function neural network for the voltage-controlled oscillator with nonlinear frequency-voltage relationship, thereby reducing the post-layout simulation time to 26% of the original circuits with the accuracy of 93%.

AB - Compact model extraction of phase-locked loop (PLL) frequency synthesizer using system identification techniques is proposed to reduce post-layout simulation time. This is the first published compact model for PLL using system identification techniques. It features an autoregressive exogenous model for the charge pump and the loop filter with a lookup table for nonlinearity compensation and a radial basis function neural network for the voltage-controlled oscillator with nonlinear frequency-voltage relationship, thereby reducing the post-layout simulation time to 26% of the original circuits with the accuracy of 93%.

UR - http://www.scopus.com/inward/record.url?scp=84908294962&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84908294962&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2014.2354291

DO - 10.1109/TCAD.2014.2354291

M3 - Article

AN - SCOPUS:84908294962

VL - 33

SP - 1751

EP - 1755

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 11

M1 - 6926919

ER -