Power Analysis and Estimation for SOC Design: Techniques and Tools

Yun Cao, Hiroto Yasuura

Research output: Contribution to journalReview articlepeer-review

Abstract

As power consumption becoming a critical concern for System-On-a-Chip (SOC) design, accurate and efficient power analysis and estimation during the design phase at all levels of abstraction are becoming increasingly pressing in order to achieve low power without a costly redesign process. This paper surveys analysis and estimation techniques of dynamic power and leakage power for SOC design covering multiple design levels, which have been recently proposed, aiming to present a cohesive view of the power estimation techniques at all design levels of abstraction.

Original languageEnglish
Pages (from-to)410-416
Number of pages7
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE87-A
Issue number2
Publication statusPublished - Feb 2004

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics

Fingerprint Dive into the research topics of 'Power Analysis and Estimation for SOC Design: Techniques and Tools'. Together they form a unique fingerprint.

Cite this