Program slicing on vhdl descriptions and its evaluation

Shigeru Ichinoset, Mizuho Iwaihara, Hiroto Yasuura

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

Providing various assistances for design modifications on HDL source codes is important for design reuse and quick design cycle in VLSI CAD. Program slicing is a softwareengineering technique for analyzing, abstracting, and transforming programs. We show algorithms for extracting/removing behaviors of specified signals in VHDL descriptions. We also describe a VHDL slicing system and show experimental results of efficiently extracting components from VHDL descriptions.

Original languageEnglish
Pages (from-to)2585-2594
Number of pages10
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE81-A
Issue number12
Publication statusPublished - Jan 1 1998

Fingerprint

Program Slicing
Computer hardware description languages
Evaluation
Slicing
Reuse
Computer aided design
Cycle
Experimental Results
Design

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Program slicing on vhdl descriptions and its evaluation. / Ichinoset, Shigeru; Iwaihara, Mizuho; Yasuura, Hiroto.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E81-A, No. 12, 01.01.1998, p. 2585-2594.

Research output: Contribution to journalArticle

@article{b47b864360074f188a5815d1edf626f2,
title = "Program slicing on vhdl descriptions and its evaluation",
abstract = "Providing various assistances for design modifications on HDL source codes is important for design reuse and quick design cycle in VLSI CAD. Program slicing is a softwareengineering technique for analyzing, abstracting, and transforming programs. We show algorithms for extracting/removing behaviors of specified signals in VHDL descriptions. We also describe a VHDL slicing system and show experimental results of efficiently extracting components from VHDL descriptions.",
author = "Shigeru Ichinoset and Mizuho Iwaihara and Hiroto Yasuura",
year = "1998",
month = "1",
day = "1",
language = "English",
volume = "E81-A",
pages = "2585--2594",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - Program slicing on vhdl descriptions and its evaluation

AU - Ichinoset, Shigeru

AU - Iwaihara, Mizuho

AU - Yasuura, Hiroto

PY - 1998/1/1

Y1 - 1998/1/1

N2 - Providing various assistances for design modifications on HDL source codes is important for design reuse and quick design cycle in VLSI CAD. Program slicing is a softwareengineering technique for analyzing, abstracting, and transforming programs. We show algorithms for extracting/removing behaviors of specified signals in VHDL descriptions. We also describe a VHDL slicing system and show experimental results of efficiently extracting components from VHDL descriptions.

AB - Providing various assistances for design modifications on HDL source codes is important for design reuse and quick design cycle in VLSI CAD. Program slicing is a softwareengineering technique for analyzing, abstracting, and transforming programs. We show algorithms for extracting/removing behaviors of specified signals in VHDL descriptions. We also describe a VHDL slicing system and show experimental results of efficiently extracting components from VHDL descriptions.

UR - http://www.scopus.com/inward/record.url?scp=0032307176&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032307176&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0032307176

VL - E81-A

SP - 2585

EP - 2594

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -