Programmable power management architecture for power reduction

Tohru Ishihara, Hiroto Yasuura

Research output: Contribution to journalArticlepeer-review

8 Citations (Scopus)

Abstract

This paper presents Power-Pro architecture (Programmable Power Management Architecture), a novel processor architecture for power reduction. The Power-Pro architecture has two key functionalities: (i) Supply voltage and clock frequency of a microprocessor can be dynamically varied, and (ii) active datapath width can be dynamically adjusted to the precision of each operation. The most unique point of this architecture is that software programmers can directly specify the requirements of applications such as real-time constraints and precision of the operations. To make programmable power management possible, Power-Pro architecture equips special instructions. Programmers can vary the supply voltage, the clock frequency and the active datapath width dynamically by the instructions. Experimental results show that power consumption for a variety of applications are dramatically reduced by the Power-Pro architecture.

Original languageEnglish
Pages (from-to)1473-1479
Number of pages7
JournalIEICE Transactions on Electronics
VolumeE81-C
Issue number9
Publication statusPublished - Jan 1 1998

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Programmable power management architecture for power reduction'. Together they form a unique fingerprint.

Cite this