Reducing On-Chip DRAM energy via data transfer size optimization

Takatsugu Ono, Inoue Koji, Kazuaki Murakami, Kenji Yoshida

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper proposes a software-controllable variable line-size (SC-VLS) cache architecture for low power embedded systems. High bandwidth between logic and a DRAM is realized by means of advanced integrated technology. System-in-Silicon is one of the architectural frameworks to realize the high bandwidth. An ASIC and a specific SRAM are mounted onto a silicon interposer. Each chip is connected to the silicon interposer by eutectic solder bumps. In the framework, it is important to reduce the DRAM energy consumption. The specific DRAM needs a small cache memory to improve the performance. We exploit the cache to reduce the DRAM energy consumption. During application program executions, an adequate cache line size which produces the lowest cache miss ratio is varied because the amount of spatial locality of memory references changes. If we employ a large cache line size, we can expect the effect of prefetching. However, the DRAM energy consumption is larger than a small line size because of the huge number of banks are accessed. The SC-VLS cache is able to change a line size to an adequate one at runtime with a small area and power overheads. We analyze the adequate line size and insert line size change instructions at the beginning of each function of a target program before executing the program. In our evaluation, it is observed that the SC-VLS cache reduces the DRAM energy consumption up to 88%, compared to a conventional cache with fixed 256 B lines.

Original languageEnglish
Pages (from-to)433-443
Number of pages11
JournalIEICE Transactions on Electronics
VolumeE92-C
Issue number4
DOIs
Publication statusPublished - Jan 1 2009

Fingerprint

Dynamic random access storage
Data transfer
Silicon
Energy utilization
Bandwidth
Cache memory
Static random access storage
Application specific integrated circuits
Application programs
Embedded systems
Soldering alloys
Eutectics
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Reducing On-Chip DRAM energy via data transfer size optimization. / Ono, Takatsugu; Koji, Inoue; Murakami, Kazuaki; Yoshida, Kenji.

In: IEICE Transactions on Electronics, Vol. E92-C, No. 4, 01.01.2009, p. 433-443.

Research output: Contribution to journalArticle

Ono, Takatsugu ; Koji, Inoue ; Murakami, Kazuaki ; Yoshida, Kenji. / Reducing On-Chip DRAM energy via data transfer size optimization. In: IEICE Transactions on Electronics. 2009 ; Vol. E92-C, No. 4. pp. 433-443.
@article{6367a1177bd446bfaadd44ab65536b93,
title = "Reducing On-Chip DRAM energy via data transfer size optimization",
abstract = "This paper proposes a software-controllable variable line-size (SC-VLS) cache architecture for low power embedded systems. High bandwidth between logic and a DRAM is realized by means of advanced integrated technology. System-in-Silicon is one of the architectural frameworks to realize the high bandwidth. An ASIC and a specific SRAM are mounted onto a silicon interposer. Each chip is connected to the silicon interposer by eutectic solder bumps. In the framework, it is important to reduce the DRAM energy consumption. The specific DRAM needs a small cache memory to improve the performance. We exploit the cache to reduce the DRAM energy consumption. During application program executions, an adequate cache line size which produces the lowest cache miss ratio is varied because the amount of spatial locality of memory references changes. If we employ a large cache line size, we can expect the effect of prefetching. However, the DRAM energy consumption is larger than a small line size because of the huge number of banks are accessed. The SC-VLS cache is able to change a line size to an adequate one at runtime with a small area and power overheads. We analyze the adequate line size and insert line size change instructions at the beginning of each function of a target program before executing the program. In our evaluation, it is observed that the SC-VLS cache reduces the DRAM energy consumption up to 88{\%}, compared to a conventional cache with fixed 256 B lines.",
author = "Takatsugu Ono and Inoue Koji and Kazuaki Murakami and Kenji Yoshida",
year = "2009",
month = "1",
day = "1",
doi = "10.1587/transele.E92.C.433",
language = "English",
volume = "E92-C",
pages = "433--443",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "4",

}

TY - JOUR

T1 - Reducing On-Chip DRAM energy via data transfer size optimization

AU - Ono, Takatsugu

AU - Koji, Inoue

AU - Murakami, Kazuaki

AU - Yoshida, Kenji

PY - 2009/1/1

Y1 - 2009/1/1

N2 - This paper proposes a software-controllable variable line-size (SC-VLS) cache architecture for low power embedded systems. High bandwidth between logic and a DRAM is realized by means of advanced integrated technology. System-in-Silicon is one of the architectural frameworks to realize the high bandwidth. An ASIC and a specific SRAM are mounted onto a silicon interposer. Each chip is connected to the silicon interposer by eutectic solder bumps. In the framework, it is important to reduce the DRAM energy consumption. The specific DRAM needs a small cache memory to improve the performance. We exploit the cache to reduce the DRAM energy consumption. During application program executions, an adequate cache line size which produces the lowest cache miss ratio is varied because the amount of spatial locality of memory references changes. If we employ a large cache line size, we can expect the effect of prefetching. However, the DRAM energy consumption is larger than a small line size because of the huge number of banks are accessed. The SC-VLS cache is able to change a line size to an adequate one at runtime with a small area and power overheads. We analyze the adequate line size and insert line size change instructions at the beginning of each function of a target program before executing the program. In our evaluation, it is observed that the SC-VLS cache reduces the DRAM energy consumption up to 88%, compared to a conventional cache with fixed 256 B lines.

AB - This paper proposes a software-controllable variable line-size (SC-VLS) cache architecture for low power embedded systems. High bandwidth between logic and a DRAM is realized by means of advanced integrated technology. System-in-Silicon is one of the architectural frameworks to realize the high bandwidth. An ASIC and a specific SRAM are mounted onto a silicon interposer. Each chip is connected to the silicon interposer by eutectic solder bumps. In the framework, it is important to reduce the DRAM energy consumption. The specific DRAM needs a small cache memory to improve the performance. We exploit the cache to reduce the DRAM energy consumption. During application program executions, an adequate cache line size which produces the lowest cache miss ratio is varied because the amount of spatial locality of memory references changes. If we employ a large cache line size, we can expect the effect of prefetching. However, the DRAM energy consumption is larger than a small line size because of the huge number of banks are accessed. The SC-VLS cache is able to change a line size to an adequate one at runtime with a small area and power overheads. We analyze the adequate line size and insert line size change instructions at the beginning of each function of a target program before executing the program. In our evaluation, it is observed that the SC-VLS cache reduces the DRAM energy consumption up to 88%, compared to a conventional cache with fixed 256 B lines.

UR - http://www.scopus.com/inward/record.url?scp=77950442274&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77950442274&partnerID=8YFLogxK

U2 - 10.1587/transele.E92.C.433

DO - 10.1587/transele.E92.C.433

M3 - Article

VL - E92-C

SP - 433

EP - 443

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 4

ER -