Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid

A. Sakai; T. Yamada; Y. Matsushita; H. Yasuura

doi:10.1109/ASPDAC.2003.1194992

Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid

A. Sakai, T. Yamada, Y. Matsushita, H. Yasuura

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In this paper, we propose novel physical design techniques for a sub-quarter micron system-on-a-chip (SoC). By appropriately optimizing the routing grid space or the cell utilization ratio, the coupling effects are almost eliminated. By employing our proposed techniques on a 0.13 μm six-layer physical design, the longest path delay is significantly decreased by 15% maximum without the need for process improvement. This significant delay reduction, which corresponds to a half generation of process progress, greatly accelerates the performance of SoCs.

Original language	English
Title of host publication	Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	49-52
Number of pages	4
ISBN (Electronic)	0780376595
DOIs	https://doi.org/10.1109/ASPDAC.2003.1194992
Publication status	Published - 2003
Externally published	Yes
Event	Asia and South Pacific Design Automation Conference, ASP-DAC 2003 - Kitakyushu, Japan Duration: Jan 21 2003 → Jan 24 2003

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume	2003-January

Other

Other	Asia and South Pacific Design Automation Conference, ASP-DAC 2003
Country/Territory	Japan
City	Kitakyushu
Period	1/21/03 → 1/24/03

All Science Journal Classification (ASJC) codes

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/ASPDAC.2003.1194992

Cite this

Sakai, A., Yamada, T., Matsushita, Y., & Yasuura, H. (2003). Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid. In Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference (pp. 49-52). [1194992] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2003-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASPDAC.2003.1194992

Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid. / Sakai, A.; Yamada, T.; Matsushita, Y. et al.
Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc., 2003. p. 49-52 1194992 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2003-January).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Sakai, A, Yamada, T, Matsushita, Y & Yasuura, H 2003, Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid. in Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference., 1194992, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 2003-January, Institute of Electrical and Electronics Engineers Inc., pp. 49-52, Asia and South Pacific Design Automation Conference, ASP-DAC 2003, Kitakyushu, Japan, 1/21/03. https://doi.org/10.1109/ASPDAC.2003.1194992

Sakai A, Yamada T, Matsushita Y, Yasuura H. Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid. In Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc. 2003. p. 49-52. 1194992. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). doi: 10.1109/ASPDAC.2003.1194992

Sakai, A. ; Yamada, T. ; Matsushita, Y. et al. / Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid. Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc., 2003. pp. 49-52 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

@inproceedings{8ec2f8742f424806b93e16b3e8429c86,

title = "Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid",

abstract = "In this paper, we propose novel physical design techniques for a sub-quarter micron system-on-a-chip (SoC). By appropriately optimizing the routing grid space or the cell utilization ratio, the coupling effects are almost eliminated. By employing our proposed techniques on a 0.13 μm six-layer physical design, the longest path delay is significantly decreased by 15% maximum without the need for process improvement. This significant delay reduction, which corresponds to a half generation of process progress, greatly accelerates the performance of SoCs.",

author = "A. Sakai and T. Yamada and Y. Matsushita and H. Yasuura",

note = "Publisher Copyright: {\textcopyright} 2003 IEEE.; Asia and South Pacific Design Automation Conference, ASP-DAC 2003 ; Conference date: 21-01-2003 Through 24-01-2003",

year = "2003",

doi = "10.1109/ASPDAC.2003.1194992",

language = "English",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "49--52",

booktitle = "Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference",

address = "United States",

}

TY - GEN

T1 - Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid

AU - Sakai, A.

AU - Yamada, T.

AU - Matsushita, Y.

AU - Yasuura, H.

PY - 2003

Y1 - 2003

N2 - In this paper, we propose novel physical design techniques for a sub-quarter micron system-on-a-chip (SoC). By appropriately optimizing the routing grid space or the cell utilization ratio, the coupling effects are almost eliminated. By employing our proposed techniques on a 0.13 μm six-layer physical design, the longest path delay is significantly decreased by 15% maximum without the need for process improvement. This significant delay reduction, which corresponds to a half generation of process progress, greatly accelerates the performance of SoCs.

AB - In this paper, we propose novel physical design techniques for a sub-quarter micron system-on-a-chip (SoC). By appropriately optimizing the routing grid space or the cell utilization ratio, the coupling effects are almost eliminated. By employing our proposed techniques on a 0.13 μm six-layer physical design, the longest path delay is significantly decreased by 15% maximum without the need for process improvement. This significant delay reduction, which corresponds to a half generation of process progress, greatly accelerates the performance of SoCs.

UR - http://www.scopus.com/inward/record.url?scp=0038791251&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0038791251&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2003.1194992

DO - 10.1109/ASPDAC.2003.1194992

M3 - Conference contribution

AN - SCOPUS:0038791251

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 49

EP - 52

BT - Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - Asia and South Pacific Design Automation Conference, ASP-DAC 2003

Y2 - 21 January 2003 through 24 January 2003

ER -

Reduction of crosstalk noise by optimizing 3-D configuration of the routing grid

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this