SiGe-on-Insulator and Ge-on-Insulator substrates fabricated by Ge-condensation technique for high-mobility channel CMOS devices

Tsutomu Tezuka, Tomohisa Mizuno, Naoharu Sugiyama, Shu Nakaharai, Yoshihiko Moriyama, Koji Usuda, Toshinori Numata, Norio Hirashita, Tatsuro Maeda, Shin Ichi Takagi, Miyamura Yoshiji, Eiji Toyoda

Research output: Contribution to journalConference articlepeer-review

Abstract

A new fabrication method of SiGe-on-Insulator (SGOI) and Ge-on-Insulator (GOI) structures are presented as well as the application to high-mobility channel CMOS devices. This method, the Ge-condensation technique, consists of epitaxial growth of a SiGe layer with a low Ge fraction on an SOI substrate and successive oxidation at high temperatures, which can be incorporated in conventional CMOS processes. During the oxidation, Ge atoms are pushed out from the oxide layer and condensed in the remaining SiGe layer. The interface between the Si and SiGe layers is disappeared due to the interdiffusion of Si and Ge atoms. Eventually, an SGOI layer with a higher Ge fraction is formed on the buried oxide layer. The Ge fraction in the SGOI layer can be controlled by the oxidation time because total amount of Ge atoms in the SGOI layer is conserved throughout the oxidation process. We found that the lattice relaxation in the SGOI layer also can be controlled through the initial SiGe thickness. P- and n-type strained SOI MOSFETs, which were fabricated on relaxed SGOI substrates formed by this technique, exhibited mobility enhancement of 50% and 80%, respectively. CMOS ring oscillators comprised of the MOSFETs exhibited reduction in propagation delay of 70%-30% compared to a conventional SOI-CMOS device. Ultrathin-body strained SGOI pMOSFETs with high Ge fraction and surface channels were also fabricated by this technique. These devices exhibited hole-mobility enhancement factors up to 2.3. Furthermore, Ge-on-Insulator (GOI) structures with thicknesses less than 10 nm were realized for ultrathin body GOI-CMOS applications by using the Ge-condensation technique. In conclusion, the Ge-condensation technique is a promising technique for fabricating various types of high-mobility channel-on-insulator devices.

Original languageEnglish
Pages (from-to)65-75
Number of pages11
JournalMaterials Research Society Symposium Proceedings
Volume809
DOIs
Publication statusPublished - 2004
Externally publishedYes
EventHigh-Mobility Group-IV Materials and Devices - San Francisco, CA, United States
Duration: Apr 13 2004Apr 15 2004

All Science Journal Classification (ASJC) codes

  • Materials Science(all)
  • Condensed Matter Physics
  • Mechanics of Materials
  • Mechanical Engineering

Fingerprint

Dive into the research topics of 'SiGe-on-Insulator and Ge-on-Insulator substrates fabricated by Ge-condensation technique for high-mobility channel CMOS devices'. Together they form a unique fingerprint.

Cite this