Simultaneous optimization of memory configuration and code allocation for low power embedded systems

Tadayuki Matsumura, Tohru Ishihara, Hiroto Yasuura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

This paper proposes a hybrid memory architecture which consists of the following two regions; 1) a dynamic power conscious region which uses low V dd and Vth and 2) a static power conscious region which uses high Vdd and Vth. This paper also proposes an optimization problem for finding the optimal memory division ratio, the code allocation, ßratio and Vdd so as to minimize the total power consumption of the memory under constraints of static noise margin (SNM), memory access delay and area over-head. Experimental results demonstrate that the total power consumption can be reduced by 50.8% with 7.7% memory array area overhead without degradations of SNM and access delay.

Original languageEnglish
Title of host publicationGLSVLSI 2008: Proceedings of the 2008 ACM Great Lakes Symposium on VLSI
Pages403-406
Number of pages4
DOIs
Publication statusPublished - 2008
EventGLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008 - Orlando, FL, United States
Duration: Mar 4 2008Mar 6 2008

Other

OtherGLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008
CountryUnited States
CityOrlando, FL
Period3/4/083/6/08

Fingerprint

Embedded systems
Data storage equipment
Electric power utilization
Memory architecture
Degradation

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Matsumura, T., Ishihara, T., & Yasuura, H. (2008). Simultaneous optimization of memory configuration and code allocation for low power embedded systems. In GLSVLSI 2008: Proceedings of the 2008 ACM Great Lakes Symposium on VLSI (pp. 403-406) https://doi.org/10.1145/1366110.1366206

Simultaneous optimization of memory configuration and code allocation for low power embedded systems. / Matsumura, Tadayuki; Ishihara, Tohru; Yasuura, Hiroto.

GLSVLSI 2008: Proceedings of the 2008 ACM Great Lakes Symposium on VLSI. 2008. p. 403-406.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Matsumura, T, Ishihara, T & Yasuura, H 2008, Simultaneous optimization of memory configuration and code allocation for low power embedded systems. in GLSVLSI 2008: Proceedings of the 2008 ACM Great Lakes Symposium on VLSI. pp. 403-406, GLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008, Orlando, FL, United States, 3/4/08. https://doi.org/10.1145/1366110.1366206
Matsumura T, Ishihara T, Yasuura H. Simultaneous optimization of memory configuration and code allocation for low power embedded systems. In GLSVLSI 2008: Proceedings of the 2008 ACM Great Lakes Symposium on VLSI. 2008. p. 403-406 https://doi.org/10.1145/1366110.1366206
Matsumura, Tadayuki ; Ishihara, Tohru ; Yasuura, Hiroto. / Simultaneous optimization of memory configuration and code allocation for low power embedded systems. GLSVLSI 2008: Proceedings of the 2008 ACM Great Lakes Symposium on VLSI. 2008. pp. 403-406
@inproceedings{e0923e84bbd34ed8a9de68634bf575e1,
title = "Simultaneous optimization of memory configuration and code allocation for low power embedded systems",
abstract = "This paper proposes a hybrid memory architecture which consists of the following two regions; 1) a dynamic power conscious region which uses low V dd and Vth and 2) a static power conscious region which uses high Vdd and Vth. This paper also proposes an optimization problem for finding the optimal memory division ratio, the code allocation, {\ss}ratio and Vdd so as to minimize the total power consumption of the memory under constraints of static noise margin (SNM), memory access delay and area over-head. Experimental results demonstrate that the total power consumption can be reduced by 50.8{\%} with 7.7{\%} memory array area overhead without degradations of SNM and access delay.",
author = "Tadayuki Matsumura and Tohru Ishihara and Hiroto Yasuura",
year = "2008",
doi = "10.1145/1366110.1366206",
language = "English",
isbn = "9781595939999",
pages = "403--406",
booktitle = "GLSVLSI 2008: Proceedings of the 2008 ACM Great Lakes Symposium on VLSI",

}

TY - GEN

T1 - Simultaneous optimization of memory configuration and code allocation for low power embedded systems

AU - Matsumura, Tadayuki

AU - Ishihara, Tohru

AU - Yasuura, Hiroto

PY - 2008

Y1 - 2008

N2 - This paper proposes a hybrid memory architecture which consists of the following two regions; 1) a dynamic power conscious region which uses low V dd and Vth and 2) a static power conscious region which uses high Vdd and Vth. This paper also proposes an optimization problem for finding the optimal memory division ratio, the code allocation, ßratio and Vdd so as to minimize the total power consumption of the memory under constraints of static noise margin (SNM), memory access delay and area over-head. Experimental results demonstrate that the total power consumption can be reduced by 50.8% with 7.7% memory array area overhead without degradations of SNM and access delay.

AB - This paper proposes a hybrid memory architecture which consists of the following two regions; 1) a dynamic power conscious region which uses low V dd and Vth and 2) a static power conscious region which uses high Vdd and Vth. This paper also proposes an optimization problem for finding the optimal memory division ratio, the code allocation, ßratio and Vdd so as to minimize the total power consumption of the memory under constraints of static noise margin (SNM), memory access delay and area over-head. Experimental results demonstrate that the total power consumption can be reduced by 50.8% with 7.7% memory array area overhead without degradations of SNM and access delay.

UR - http://www.scopus.com/inward/record.url?scp=56749090645&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=56749090645&partnerID=8YFLogxK

U2 - 10.1145/1366110.1366206

DO - 10.1145/1366110.1366206

M3 - Conference contribution

SN - 9781595939999

SP - 403

EP - 406

BT - GLSVLSI 2008: Proceedings of the 2008 ACM Great Lakes Symposium on VLSI

ER -