Soft-core processor architecture for embedded system design

Eko Fajar Nurprasetyo, Akihiko Inoue, Hiroyuki Tomiyama, Hiroto Yasuura

Research output: Contribution to journalArticle

17 Citations (Scopus)

Abstract

In the design of an embedded system, an architecture of core processor strongly affects the performance and cost of the total system. This paper discusses a scalable processor architecture, called soft-core processor, which can be tuned for a target system. System designers can optimize several design parameters such as the datapath width and instruction set, and generate customized processors for their application. Design of Bung-DLX as a prototype of soft-core processor is presented in this paper. An experiment of system design using our processor has shown that the optimized processor chip area halves when the critical path delay is reduced to one third of the original one.

Original languageEnglish
Pages (from-to)1416-1422
Number of pages7
JournalIEICE Transactions on Electronics
VolumeE81-C
Issue number9
Publication statusPublished - Jan 1 1998

Fingerprint

Embedded systems
Systems analysis
Costs
Experiments

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Nurprasetyo, E. F., Inoue, A., Tomiyama, H., & Yasuura, H. (1998). Soft-core processor architecture for embedded system design. IEICE Transactions on Electronics, E81-C(9), 1416-1422.

Soft-core processor architecture for embedded system design. / Nurprasetyo, Eko Fajar; Inoue, Akihiko; Tomiyama, Hiroyuki; Yasuura, Hiroto.

In: IEICE Transactions on Electronics, Vol. E81-C, No. 9, 01.01.1998, p. 1416-1422.

Research output: Contribution to journalArticle

Nurprasetyo, EF, Inoue, A, Tomiyama, H & Yasuura, H 1998, 'Soft-core processor architecture for embedded system design', IEICE Transactions on Electronics, vol. E81-C, no. 9, pp. 1416-1422.
Nurprasetyo EF, Inoue A, Tomiyama H, Yasuura H. Soft-core processor architecture for embedded system design. IEICE Transactions on Electronics. 1998 Jan 1;E81-C(9):1416-1422.
Nurprasetyo, Eko Fajar ; Inoue, Akihiko ; Tomiyama, Hiroyuki ; Yasuura, Hiroto. / Soft-core processor architecture for embedded system design. In: IEICE Transactions on Electronics. 1998 ; Vol. E81-C, No. 9. pp. 1416-1422.
@article{141c01523f5049b5b3846fb22b57ad05,
title = "Soft-core processor architecture for embedded system design",
abstract = "In the design of an embedded system, an architecture of core processor strongly affects the performance and cost of the total system. This paper discusses a scalable processor architecture, called soft-core processor, which can be tuned for a target system. System designers can optimize several design parameters such as the datapath width and instruction set, and generate customized processors for their application. Design of Bung-DLX as a prototype of soft-core processor is presented in this paper. An experiment of system design using our processor has shown that the optimized processor chip area halves when the critical path delay is reduced to one third of the original one.",
author = "Nurprasetyo, {Eko Fajar} and Akihiko Inoue and Hiroyuki Tomiyama and Hiroto Yasuura",
year = "1998",
month = "1",
day = "1",
language = "English",
volume = "E81-C",
pages = "1416--1422",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "9",

}

TY - JOUR

T1 - Soft-core processor architecture for embedded system design

AU - Nurprasetyo, Eko Fajar

AU - Inoue, Akihiko

AU - Tomiyama, Hiroyuki

AU - Yasuura, Hiroto

PY - 1998/1/1

Y1 - 1998/1/1

N2 - In the design of an embedded system, an architecture of core processor strongly affects the performance and cost of the total system. This paper discusses a scalable processor architecture, called soft-core processor, which can be tuned for a target system. System designers can optimize several design parameters such as the datapath width and instruction set, and generate customized processors for their application. Design of Bung-DLX as a prototype of soft-core processor is presented in this paper. An experiment of system design using our processor has shown that the optimized processor chip area halves when the critical path delay is reduced to one third of the original one.

AB - In the design of an embedded system, an architecture of core processor strongly affects the performance and cost of the total system. This paper discusses a scalable processor architecture, called soft-core processor, which can be tuned for a target system. System designers can optimize several design parameters such as the datapath width and instruction set, and generate customized processors for their application. Design of Bung-DLX as a prototype of soft-core processor is presented in this paper. An experiment of system design using our processor has shown that the optimized processor chip area halves when the critical path delay is reduced to one third of the original one.

UR - http://www.scopus.com/inward/record.url?scp=0032156402&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032156402&partnerID=8YFLogxK

M3 - Article

VL - E81-C

SP - 1416

EP - 1422

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 9

ER -