Soft-core processor architecture for embedded system design

Eko Fajar Nurprasetyo, Akihiko Inoue, Hiroyuki Tomiyama, Hiroto Yasuura

Research output: Contribution to journalArticle

17 Citations (Scopus)

Abstract

In the design of an embedded system, an architecture of core processor strongly affects the performance and cost of the total system. This paper discusses a scalable processor architecture, called soft-core processor, which can be tuned for a target system. System designers can optimize several design parameters such as the datapath width and instruction set, and generate customized processors for their application. Design of Bung-DLX as a prototype of soft-core processor is presented in this paper. An experiment of system design using our processor has shown that the optimized processor chip area halves when the critical path delay is reduced to one third of the original one.

Original languageEnglish
Pages (from-to)1416-1422
Number of pages7
JournalIEICE Transactions on Electronics
VolumeE81-C
Issue number9
Publication statusPublished - Jan 1 1998

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Soft-core processor architecture for embedded system design'. Together they form a unique fingerprint.

  • Cite this

    Nurprasetyo, E. F., Inoue, A., Tomiyama, H., & Yasuura, H. (1998). Soft-core processor architecture for embedded system design. IEICE Transactions on Electronics, E81-C(9), 1416-1422.