The architecture of OCMP and its evaluation

K. Saisho, T. Sano, Akira Fukuda

Research output: Contribution to conferencePaper

Abstract

By gathering multiple processors in one LSI chip, communication delay between processors becomes shorter and then efficient fine/medium grain parallel processing can be realized. The authors propose a new processor architecture called OCMP (On-Chip Multi-Processing Architecture). OCMP has two characteristics: one is the instruction level dispatching mechanism; and the other is the divided cache system. OCMP employs a fork-join type parallel processing model in order to simplify the dispatching mechanism. By dividing the cache system into shared cache and private cache, the cache coherence problem between processors on the same chip is removed and access conflict on the shared cache is also relaxed. OCMP is evaluated with the instruction level simulator developed by the authors. Two types of instruction level dispatching mechanisms are compared. The memory access mechanism is evaluated with various parameters such as memory access cost, the degree of simultaneous access to shared cache, and so on.

Original languageEnglish
Pages71-77
Number of pages7
DOIs
Publication statusPublished - Jan 1 1997
Externally publishedYes
Event3rd International Symposium on Parallel Architectures, Algorithms, and Networks, I-SPAN 1997 - Taipei, Taiwan, Province of China
Duration: Dec 18 1997Dec 20 1997

Other

Other3rd International Symposium on Parallel Architectures, Algorithms, and Networks, I-SPAN 1997
CountryTaiwan, Province of China
CityTaipei
Period12/18/9712/20/97

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Hardware and Architecture
  • Safety, Risk, Reliability and Quality

Fingerprint Dive into the research topics of 'The architecture of OCMP and its evaluation'. Together they form a unique fingerprint.

  • Cite this

    Saisho, K., Sano, T., & Fukuda, A. (1997). The architecture of OCMP and its evaluation. 71-77. Paper presented at 3rd International Symposium on Parallel Architectures, Algorithms, and Networks, I-SPAN 1997, Taipei, Taiwan, Province of China. https://doi.org/10.1109/ISPAN.1997.645057