The Kyushu University reconfigurable parallel processor - Design of memory and intercommunication architectures

Kazuaki Murakami, Shin Ichiro Mori, Akira Fukuda, Toshinori Sueyoshi, Shinji Tomita

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

The reconfigurable parallel processor system under development at Kyushu University is an MIMD-type multiprocessor which consists of N processing-elements (currently N is 128) fully connected by S NXNcrossbar networks (currently S is 1). Each PE (Processing Element) employs a Fujitsu SPARC MB86900/10 chip-set, a Weitek WTL1164/65 chip-set, an MMU (Memory Management Unit) with 64K bytes of cache, 4M bytes of memory, and an MCU (Message Communication Unit). The modular 128×128 crossbar network is implemented by arranging 256 identical 8×8 crossbar LSI-modules in a 16 × 16 matrix form. The full 128-PE configuration achieves supercomputer levels of performance by providing 1.28 GIPS and 205 MFLOPS of computing power, 512M bytes of memory, and 2.56G bytes/s of inter-PE communication bandwidth. At the same time, it exploits unique reconfigurability in the memory and intercommunication architectures. By utilizing these two types of reconfigurability, we believe that the system can be effectively tailored to a wide spectrum of applications such as numerical computation, image processing, computer graphics, artificial intelligence, neurocomputing, and so on.

Original languageEnglish
Title of host publicationProceedings of the 3rd International Conference on Supercomputing, ICS 1989
PublisherAssociation for Computing Machinery
Pages351-360
Number of pages10
ISBN (Electronic)0897913094
DOIs
Publication statusPublished - Jun 1 1989
Event3rd International Conference on Supercomputing, ICS 1989 - Crete, Greece
Duration: Jun 5 1989Jun 9 1989

Publication series

NameProceedings of the International Conference on Supercomputing
VolumePart F130180

Other

Other3rd International Conference on Supercomputing, ICS 1989
CountryGreece
CityCrete
Period6/5/896/9/89

Fingerprint

Data storage equipment
Processing
Memory management units
Supercomputers
Communication
Computer graphics
Artificial intelligence
Image processing
Bandwidth

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Cite this

Murakami, K., Mori, S. I., Fukuda, A., Sueyoshi, T., & Tomita, S. (1989). The Kyushu University reconfigurable parallel processor - Design of memory and intercommunication architectures. In Proceedings of the 3rd International Conference on Supercomputing, ICS 1989 (pp. 351-360). (Proceedings of the International Conference on Supercomputing; Vol. Part F130180). Association for Computing Machinery. https://doi.org/10.1145/318789.318828

The Kyushu University reconfigurable parallel processor - Design of memory and intercommunication architectures. / Murakami, Kazuaki; Mori, Shin Ichiro; Fukuda, Akira; Sueyoshi, Toshinori; Tomita, Shinji.

Proceedings of the 3rd International Conference on Supercomputing, ICS 1989. Association for Computing Machinery, 1989. p. 351-360 (Proceedings of the International Conference on Supercomputing; Vol. Part F130180).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Murakami, K, Mori, SI, Fukuda, A, Sueyoshi, T & Tomita, S 1989, The Kyushu University reconfigurable parallel processor - Design of memory and intercommunication architectures. in Proceedings of the 3rd International Conference on Supercomputing, ICS 1989. Proceedings of the International Conference on Supercomputing, vol. Part F130180, Association for Computing Machinery, pp. 351-360, 3rd International Conference on Supercomputing, ICS 1989, Crete, Greece, 6/5/89. https://doi.org/10.1145/318789.318828
Murakami K, Mori SI, Fukuda A, Sueyoshi T, Tomita S. The Kyushu University reconfigurable parallel processor - Design of memory and intercommunication architectures. In Proceedings of the 3rd International Conference on Supercomputing, ICS 1989. Association for Computing Machinery. 1989. p. 351-360. (Proceedings of the International Conference on Supercomputing). https://doi.org/10.1145/318789.318828
Murakami, Kazuaki ; Mori, Shin Ichiro ; Fukuda, Akira ; Sueyoshi, Toshinori ; Tomita, Shinji. / The Kyushu University reconfigurable parallel processor - Design of memory and intercommunication architectures. Proceedings of the 3rd International Conference on Supercomputing, ICS 1989. Association for Computing Machinery, 1989. pp. 351-360 (Proceedings of the International Conference on Supercomputing).
@inproceedings{e8516b3bb1b64df48a70a920504b4dfe,
title = "The Kyushu University reconfigurable parallel processor - Design of memory and intercommunication architectures",
abstract = "The reconfigurable parallel processor system under development at Kyushu University is an MIMD-type multiprocessor which consists of N processing-elements (currently N is 128) fully connected by S NXNcrossbar networks (currently S is 1). Each PE (Processing Element) employs a Fujitsu SPARC MB86900/10 chip-set, a Weitek WTL1164/65 chip-set, an MMU (Memory Management Unit) with 64K bytes of cache, 4M bytes of memory, and an MCU (Message Communication Unit). The modular 128×128 crossbar network is implemented by arranging 256 identical 8×8 crossbar LSI-modules in a 16 × 16 matrix form. The full 128-PE configuration achieves supercomputer levels of performance by providing 1.28 GIPS and 205 MFLOPS of computing power, 512M bytes of memory, and 2.56G bytes/s of inter-PE communication bandwidth. At the same time, it exploits unique reconfigurability in the memory and intercommunication architectures. By utilizing these two types of reconfigurability, we believe that the system can be effectively tailored to a wide spectrum of applications such as numerical computation, image processing, computer graphics, artificial intelligence, neurocomputing, and so on.",
author = "Kazuaki Murakami and Mori, {Shin Ichiro} and Akira Fukuda and Toshinori Sueyoshi and Shinji Tomita",
year = "1989",
month = "6",
day = "1",
doi = "10.1145/318789.318828",
language = "English",
series = "Proceedings of the International Conference on Supercomputing",
publisher = "Association for Computing Machinery",
pages = "351--360",
booktitle = "Proceedings of the 3rd International Conference on Supercomputing, ICS 1989",

}

TY - GEN

T1 - The Kyushu University reconfigurable parallel processor - Design of memory and intercommunication architectures

AU - Murakami, Kazuaki

AU - Mori, Shin Ichiro

AU - Fukuda, Akira

AU - Sueyoshi, Toshinori

AU - Tomita, Shinji

PY - 1989/6/1

Y1 - 1989/6/1

N2 - The reconfigurable parallel processor system under development at Kyushu University is an MIMD-type multiprocessor which consists of N processing-elements (currently N is 128) fully connected by S NXNcrossbar networks (currently S is 1). Each PE (Processing Element) employs a Fujitsu SPARC MB86900/10 chip-set, a Weitek WTL1164/65 chip-set, an MMU (Memory Management Unit) with 64K bytes of cache, 4M bytes of memory, and an MCU (Message Communication Unit). The modular 128×128 crossbar network is implemented by arranging 256 identical 8×8 crossbar LSI-modules in a 16 × 16 matrix form. The full 128-PE configuration achieves supercomputer levels of performance by providing 1.28 GIPS and 205 MFLOPS of computing power, 512M bytes of memory, and 2.56G bytes/s of inter-PE communication bandwidth. At the same time, it exploits unique reconfigurability in the memory and intercommunication architectures. By utilizing these two types of reconfigurability, we believe that the system can be effectively tailored to a wide spectrum of applications such as numerical computation, image processing, computer graphics, artificial intelligence, neurocomputing, and so on.

AB - The reconfigurable parallel processor system under development at Kyushu University is an MIMD-type multiprocessor which consists of N processing-elements (currently N is 128) fully connected by S NXNcrossbar networks (currently S is 1). Each PE (Processing Element) employs a Fujitsu SPARC MB86900/10 chip-set, a Weitek WTL1164/65 chip-set, an MMU (Memory Management Unit) with 64K bytes of cache, 4M bytes of memory, and an MCU (Message Communication Unit). The modular 128×128 crossbar network is implemented by arranging 256 identical 8×8 crossbar LSI-modules in a 16 × 16 matrix form. The full 128-PE configuration achieves supercomputer levels of performance by providing 1.28 GIPS and 205 MFLOPS of computing power, 512M bytes of memory, and 2.56G bytes/s of inter-PE communication bandwidth. At the same time, it exploits unique reconfigurability in the memory and intercommunication architectures. By utilizing these two types of reconfigurability, we believe that the system can be effectively tailored to a wide spectrum of applications such as numerical computation, image processing, computer graphics, artificial intelligence, neurocomputing, and so on.

UR - http://www.scopus.com/inward/record.url?scp=84944291017&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84944291017&partnerID=8YFLogxK

U2 - 10.1145/318789.318828

DO - 10.1145/318789.318828

M3 - Conference contribution

AN - SCOPUS:84944291017

T3 - Proceedings of the International Conference on Supercomputing

SP - 351

EP - 360

BT - Proceedings of the 3rd International Conference on Supercomputing, ICS 1989

PB - Association for Computing Machinery

ER -