Throughput Enhancement with Hardware Accelerated Resource Scheduler in Low-Latency 5G Systems

Yuki Arikawa, Takeshi Sakamoto, Shunji Kimura, Satoshi Shigematsu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper discusses a throughput enhancement technique for a coordinated radio-resource scheduler with a hardware accelerator in low-latency 5G mobile communications systems. In these 5G systems, the scheduler will have to search for the optimal combination of antennas and mobile terminals (MTs) from a huge number of possibilities within a sub-millisecond scheduling period. Without increasing the computational resource, it would be difficult to obtain the optimal combination when the number of accommodated MTs is large. To overcome this issue, the system throughput enhancement technique dynamically controls the search space on the basis of the number of MTs. This enables the scheduler to quickly approach the optimal combination under the computational resource constraint. Simulated results revealed that the scheduler with a hardware accelerator of 15.1 Mgates can search for the optimal combination that achieves higher system throughput within a 0.2-ms scheduling period. By dynamically controlling the search space, the scheduler performs effectively regardless of the number of MTs. The new scheduler will enable a practical future low-latency 5G system.

Original languageEnglish
Title of host publication2018 IEEE 29th Annual International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781538660096
DOIs
Publication statusPublished - Dec 18 2018
Externally publishedYes
Event29th IEEE Annual International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2018 - Bologna, Italy
Duration: Sep 9 2018Sep 12 2018

Publication series

NameIEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC
Volume2018-September

Conference

Conference29th IEEE Annual International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2018
CountryItaly
CityBologna
Period9/9/189/12/18

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Throughput Enhancement with Hardware Accelerated Resource Scheduler in Low-Latency 5G Systems'. Together they form a unique fingerprint.

  • Cite this

    Arikawa, Y., Sakamoto, T., Kimura, S., & Shigematsu, S. (2018). Throughput Enhancement with Hardware Accelerated Resource Scheduler in Low-Latency 5G Systems. In 2018 IEEE 29th Annual International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2018 [8580974] (IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC; Vol. 2018-September). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/PIMRC.2018.8580974