TIME FIRST EVALUATION ALGORITHM FOR HIGH-SPEED LOGIC SIMULATION.

Nagisa Ishiura, Hiroto Yasuura, Shuzo Yajima

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

A new high-speed gate-level logic simulation algorithm, called Time First Evaluation Algorithm (T-algorithm), is proposed. In this algorithm, the simulation proceeds as time progresses in the simulated circuit, and events are evaluated and propagated in order of their occurrence. The principal idea is, that all events that have already occurred can be evaluated for each gate independently of other gates. All events on a gate that it has been possible to evaluate are processed at once; thus, the simulation advances asynchronously in each gate of the simulated circuit.

Original languageEnglish
Title of host publicationUnknown Host Publication Title
PublisherIEEE
Pages197-199
Number of pages3
Publication statusPublished - 1984
Externally publishedYes

Fingerprint

Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Ishiura, N., Yasuura, H., & Yajima, S. (1984). TIME FIRST EVALUATION ALGORITHM FOR HIGH-SPEED LOGIC SIMULATION. In Unknown Host Publication Title (pp. 197-199). IEEE.

TIME FIRST EVALUATION ALGORITHM FOR HIGH-SPEED LOGIC SIMULATION. / Ishiura, Nagisa; Yasuura, Hiroto; Yajima, Shuzo.

Unknown Host Publication Title. IEEE, 1984. p. 197-199.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ishiura, N, Yasuura, H & Yajima, S 1984, TIME FIRST EVALUATION ALGORITHM FOR HIGH-SPEED LOGIC SIMULATION. in Unknown Host Publication Title. IEEE, pp. 197-199.
Ishiura N, Yasuura H, Yajima S. TIME FIRST EVALUATION ALGORITHM FOR HIGH-SPEED LOGIC SIMULATION. In Unknown Host Publication Title. IEEE. 1984. p. 197-199
Ishiura, Nagisa ; Yasuura, Hiroto ; Yajima, Shuzo. / TIME FIRST EVALUATION ALGORITHM FOR HIGH-SPEED LOGIC SIMULATION. Unknown Host Publication Title. IEEE, 1984. pp. 197-199
@inproceedings{384478ed5e074076964ddc89475a5b26,
title = "TIME FIRST EVALUATION ALGORITHM FOR HIGH-SPEED LOGIC SIMULATION.",
abstract = "A new high-speed gate-level logic simulation algorithm, called Time First Evaluation Algorithm (T-algorithm), is proposed. In this algorithm, the simulation proceeds as time progresses in the simulated circuit, and events are evaluated and propagated in order of their occurrence. The principal idea is, that all events that have already occurred can be evaluated for each gate independently of other gates. All events on a gate that it has been possible to evaluate are processed at once; thus, the simulation advances asynchronously in each gate of the simulated circuit.",
author = "Nagisa Ishiura and Hiroto Yasuura and Shuzo Yajima",
year = "1984",
language = "English",
pages = "197--199",
booktitle = "Unknown Host Publication Title",
publisher = "IEEE",

}

TY - GEN

T1 - TIME FIRST EVALUATION ALGORITHM FOR HIGH-SPEED LOGIC SIMULATION.

AU - Ishiura, Nagisa

AU - Yasuura, Hiroto

AU - Yajima, Shuzo

PY - 1984

Y1 - 1984

N2 - A new high-speed gate-level logic simulation algorithm, called Time First Evaluation Algorithm (T-algorithm), is proposed. In this algorithm, the simulation proceeds as time progresses in the simulated circuit, and events are evaluated and propagated in order of their occurrence. The principal idea is, that all events that have already occurred can be evaluated for each gate independently of other gates. All events on a gate that it has been possible to evaluate are processed at once; thus, the simulation advances asynchronously in each gate of the simulated circuit.

AB - A new high-speed gate-level logic simulation algorithm, called Time First Evaluation Algorithm (T-algorithm), is proposed. In this algorithm, the simulation proceeds as time progresses in the simulated circuit, and events are evaluated and propagated in order of their occurrence. The principal idea is, that all events that have already occurred can be evaluated for each gate independently of other gates. All events on a gate that it has been possible to evaluate are processed at once; thus, the simulation advances asynchronously in each gate of the simulated circuit.

UR - http://www.scopus.com/inward/record.url?scp=0021572587&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0021572587&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0021572587

SP - 197

EP - 199

BT - Unknown Host Publication Title

PB - IEEE

ER -