Time parameterized function method: a new method for hardware verification with the Boyer-Moore theorem prover

Kazuko Takahashi, Hiroshi Fujita

Research output: Contribution to conferencePaper

1 Citation (Scopus)

Abstract

We propose a new method for hardware verification using the Boyer-Moore Theorem Prover. In this method, each signal of a sequential circuit is represented not as a waveform, but as a time parameterized function. A user simply describes the logical connection of the components of a circuit, and the separated form is mechanically derived. We formalize the method and show that the method not only realizes an efficient proof but also useful for debugging.

Original languageEnglish
Pages545-552
Number of pages8
Publication statusPublished - Dec 1 1995
Externally publishedYes
EventProceedings of the 1995 Asia and South Pacific Design Automation Conference, ASP-DAC'95 - Chiba, Jpn
Duration: Aug 29 1995Sep 1 1995

Other

OtherProceedings of the 1995 Asia and South Pacific Design Automation Conference, ASP-DAC'95
CityChiba, Jpn
Period8/29/959/1/95

Fingerprint

Sequential circuits
Hardware
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Takahashi, K., & Fujita, H. (1995). Time parameterized function method: a new method for hardware verification with the Boyer-Moore theorem prover. 545-552. Paper presented at Proceedings of the 1995 Asia and South Pacific Design Automation Conference, ASP-DAC'95, Chiba, Jpn, .

Time parameterized function method : a new method for hardware verification with the Boyer-Moore theorem prover. / Takahashi, Kazuko; Fujita, Hiroshi.

1995. 545-552 Paper presented at Proceedings of the 1995 Asia and South Pacific Design Automation Conference, ASP-DAC'95, Chiba, Jpn, .

Research output: Contribution to conferencePaper

Takahashi, K & Fujita, H 1995, 'Time parameterized function method: a new method for hardware verification with the Boyer-Moore theorem prover', Paper presented at Proceedings of the 1995 Asia and South Pacific Design Automation Conference, ASP-DAC'95, Chiba, Jpn, 8/29/95 - 9/1/95 pp. 545-552.
Takahashi K, Fujita H. Time parameterized function method: a new method for hardware verification with the Boyer-Moore theorem prover. 1995. Paper presented at Proceedings of the 1995 Asia and South Pacific Design Automation Conference, ASP-DAC'95, Chiba, Jpn, .
Takahashi, Kazuko ; Fujita, Hiroshi. / Time parameterized function method : a new method for hardware verification with the Boyer-Moore theorem prover. Paper presented at Proceedings of the 1995 Asia and South Pacific Design Automation Conference, ASP-DAC'95, Chiba, Jpn, .8 p.
@conference{e4de48994322407eba4192fa0b009e85,
title = "Time parameterized function method: a new method for hardware verification with the Boyer-Moore theorem prover",
abstract = "We propose a new method for hardware verification using the Boyer-Moore Theorem Prover. In this method, each signal of a sequential circuit is represented not as a waveform, but as a time parameterized function. A user simply describes the logical connection of the components of a circuit, and the separated form is mechanically derived. We formalize the method and show that the method not only realizes an efficient proof but also useful for debugging.",
author = "Kazuko Takahashi and Hiroshi Fujita",
year = "1995",
month = "12",
day = "1",
language = "English",
pages = "545--552",
note = "Proceedings of the 1995 Asia and South Pacific Design Automation Conference, ASP-DAC'95 ; Conference date: 29-08-1995 Through 01-09-1995",

}

TY - CONF

T1 - Time parameterized function method

T2 - a new method for hardware verification with the Boyer-Moore theorem prover

AU - Takahashi, Kazuko

AU - Fujita, Hiroshi

PY - 1995/12/1

Y1 - 1995/12/1

N2 - We propose a new method for hardware verification using the Boyer-Moore Theorem Prover. In this method, each signal of a sequential circuit is represented not as a waveform, but as a time parameterized function. A user simply describes the logical connection of the components of a circuit, and the separated form is mechanically derived. We formalize the method and show that the method not only realizes an efficient proof but also useful for debugging.

AB - We propose a new method for hardware verification using the Boyer-Moore Theorem Prover. In this method, each signal of a sequential circuit is represented not as a waveform, but as a time parameterized function. A user simply describes the logical connection of the components of a circuit, and the separated form is mechanically derived. We formalize the method and show that the method not only realizes an efficient proof but also useful for debugging.

UR - http://www.scopus.com/inward/record.url?scp=0029485571&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029485571&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0029485571

SP - 545

EP - 552

ER -