Toward Advanced Parallel Processing: Exploiting Parallelism at Task and Instruction Levels

Akira Fukuda; Kazuaki Murakami; Shinji Tomita

doi:10.1109/40.85721

Toward Advanced Parallel Processing: Exploiting Parallelism at Task and Instruction Levels

Akira Fukuda, Kazuaki Murakami, Shinji Tomita

Advanced Software Engineering

Research output: Contribution to journal › Article › peer-review

Abstract

Exploiting parallelism at task and instruction levels is the key to advanced general-purpose parallel computing. We are developing a reconfigurable parallel processor system with 128 Sparc microprocessors and a superscalar processor with four operations proceeding in parallel. In the future we plan to replace the Sparcs in the system with the superscalar processon.

Original language	English
Pages (from-to)	16-19
Number of pages	4
Journal	IEEE Micro
Volume	11
Issue number	4
DOIs	https://doi.org/10.1109/40.85721
Publication status	Published - Aug 1991

All Science Journal Classification (ASJC) codes

Software
Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/40.85721

Cite this

@article{7f08f76042ab49a39e94534d2d46efb1,

title = "Toward Advanced Parallel Processing: Exploiting Parallelism at Task and Instruction Levels",

abstract = "Exploiting parallelism at task and instruction levels is the key to advanced general-purpose parallel computing. We are developing a reconfigurable parallel processor system with 128 Sparc microprocessors and a superscalar processor with four operations proceeding in parallel. In the future we plan to replace the Sparcs in the system with the superscalar processon.",

author = "Akira Fukuda and Kazuaki Murakami and Shinji Tomita",

year = "1991",

month = aug,

doi = "10.1109/40.85721",

language = "English",

volume = "11",

pages = "16--19",

journal = "IEEE Micro",

issn = "0272-1732",

publisher = "IEEE Computer Society",

number = "4",

}

TY - JOUR

T1 - Toward Advanced Parallel Processing

T2 - Exploiting Parallelism at Task and Instruction Levels

AU - Fukuda, Akira

AU - Murakami, Kazuaki

AU - Tomita, Shinji

PY - 1991/8

Y1 - 1991/8

N2 - Exploiting parallelism at task and instruction levels is the key to advanced general-purpose parallel computing. We are developing a reconfigurable parallel processor system with 128 Sparc microprocessors and a superscalar processor with four operations proceeding in parallel. In the future we plan to replace the Sparcs in the system with the superscalar processon.

AB - Exploiting parallelism at task and instruction levels is the key to advanced general-purpose parallel computing. We are developing a reconfigurable parallel processor system with 128 Sparc microprocessors and a superscalar processor with four operations proceeding in parallel. In the future we plan to replace the Sparcs in the system with the superscalar processon.

UR - http://www.scopus.com/inward/record.url?scp=0026203201&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026203201&partnerID=8YFLogxK

U2 - 10.1109/40.85721

DO - 10.1109/40.85721

M3 - Article

AN - SCOPUS:0026203201

SN - 0272-1732

VL - 11

SP - 16

EP - 19

JO - IEEE Micro

JF - IEEE Micro

IS - 4

ER -

Toward Advanced Parallel Processing: Exploiting Parallelism at Task and Instruction Levels

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this