Using launch-on-capture for testing BIST designs containing synchronous and asynchronous clock domains

Laung Terng Wang, Xiaoqing Wen, Shianling Wu, Hiroshi Furukawa, Hao Jan Chao, Boryau Sheu, Jianghao Guo, Wen Ben Jone

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

This paper presents a new at-speed logic built-in self-test (BIST) architecture supporting two launch-on-capture schemes, namely aligned double-capture and staggered double-capture, for testing multi-frequency synchronous and asynchronous clock domains in a scan-based BIST design. The proposed architecture also includes BIST debug and diagnosis circuitry to help locate BIST failures. The aligned scheme detects and allows diagnosis of structural and delay faults among all synchronous clock domains, whereas the staggered scheme detects and allows diagnosis of structural and delay faults among all asynchronous clock domains. Both schemes solve the long-standing problem of using the conventional one-hot scheme, which requires testing each clock domain one at a time, or the simultaneous scheme, which requires adding isolation logic to normal functional paths across interacting clock domains. Physical implementation is easily achieved by the proposed solution due to the use of a slow-speed, global scan enable signal and reduced timing-critical design requirements. Application results for industrial designs demonstrate the effectiveness of the proposed architecture.

Original languageEnglish
Article number5395739
Pages (from-to)299-312
Number of pages14
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume29
Issue number2
DOIs
Publication statusPublished - Feb 1 2010

Fingerprint

Built-in self test
Clocks
Testing
Product design

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Using launch-on-capture for testing BIST designs containing synchronous and asynchronous clock domains. / Wang, Laung Terng; Wen, Xiaoqing; Wu, Shianling; Furukawa, Hiroshi; Chao, Hao Jan; Sheu, Boryau; Guo, Jianghao; Jone, Wen Ben.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 29, No. 2, 5395739, 01.02.2010, p. 299-312.

Research output: Contribution to journalArticle

Wang, Laung Terng ; Wen, Xiaoqing ; Wu, Shianling ; Furukawa, Hiroshi ; Chao, Hao Jan ; Sheu, Boryau ; Guo, Jianghao ; Jone, Wen Ben. / Using launch-on-capture for testing BIST designs containing synchronous and asynchronous clock domains. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2010 ; Vol. 29, No. 2. pp. 299-312.
@article{e74261156c5e43b99e6aca8a8f06375f,
title = "Using launch-on-capture for testing BIST designs containing synchronous and asynchronous clock domains",
abstract = "This paper presents a new at-speed logic built-in self-test (BIST) architecture supporting two launch-on-capture schemes, namely aligned double-capture and staggered double-capture, for testing multi-frequency synchronous and asynchronous clock domains in a scan-based BIST design. The proposed architecture also includes BIST debug and diagnosis circuitry to help locate BIST failures. The aligned scheme detects and allows diagnosis of structural and delay faults among all synchronous clock domains, whereas the staggered scheme detects and allows diagnosis of structural and delay faults among all asynchronous clock domains. Both schemes solve the long-standing problem of using the conventional one-hot scheme, which requires testing each clock domain one at a time, or the simultaneous scheme, which requires adding isolation logic to normal functional paths across interacting clock domains. Physical implementation is easily achieved by the proposed solution due to the use of a slow-speed, global scan enable signal and reduced timing-critical design requirements. Application results for industrial designs demonstrate the effectiveness of the proposed architecture.",
author = "Wang, {Laung Terng} and Xiaoqing Wen and Shianling Wu and Hiroshi Furukawa and Chao, {Hao Jan} and Boryau Sheu and Jianghao Guo and Jone, {Wen Ben}",
year = "2010",
month = "2",
day = "1",
doi = "10.1109/TCAD.2009.2035483",
language = "English",
volume = "29",
pages = "299--312",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - Using launch-on-capture for testing BIST designs containing synchronous and asynchronous clock domains

AU - Wang, Laung Terng

AU - Wen, Xiaoqing

AU - Wu, Shianling

AU - Furukawa, Hiroshi

AU - Chao, Hao Jan

AU - Sheu, Boryau

AU - Guo, Jianghao

AU - Jone, Wen Ben

PY - 2010/2/1

Y1 - 2010/2/1

N2 - This paper presents a new at-speed logic built-in self-test (BIST) architecture supporting two launch-on-capture schemes, namely aligned double-capture and staggered double-capture, for testing multi-frequency synchronous and asynchronous clock domains in a scan-based BIST design. The proposed architecture also includes BIST debug and diagnosis circuitry to help locate BIST failures. The aligned scheme detects and allows diagnosis of structural and delay faults among all synchronous clock domains, whereas the staggered scheme detects and allows diagnosis of structural and delay faults among all asynchronous clock domains. Both schemes solve the long-standing problem of using the conventional one-hot scheme, which requires testing each clock domain one at a time, or the simultaneous scheme, which requires adding isolation logic to normal functional paths across interacting clock domains. Physical implementation is easily achieved by the proposed solution due to the use of a slow-speed, global scan enable signal and reduced timing-critical design requirements. Application results for industrial designs demonstrate the effectiveness of the proposed architecture.

AB - This paper presents a new at-speed logic built-in self-test (BIST) architecture supporting two launch-on-capture schemes, namely aligned double-capture and staggered double-capture, for testing multi-frequency synchronous and asynchronous clock domains in a scan-based BIST design. The proposed architecture also includes BIST debug and diagnosis circuitry to help locate BIST failures. The aligned scheme detects and allows diagnosis of structural and delay faults among all synchronous clock domains, whereas the staggered scheme detects and allows diagnosis of structural and delay faults among all asynchronous clock domains. Both schemes solve the long-standing problem of using the conventional one-hot scheme, which requires testing each clock domain one at a time, or the simultaneous scheme, which requires adding isolation logic to normal functional paths across interacting clock domains. Physical implementation is easily achieved by the proposed solution due to the use of a slow-speed, global scan enable signal and reduced timing-critical design requirements. Application results for industrial designs demonstrate the effectiveness of the proposed architecture.

UR - http://www.scopus.com/inward/record.url?scp=76649120554&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=76649120554&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2009.2035483

DO - 10.1109/TCAD.2009.2035483

M3 - Article

AN - SCOPUS:76649120554

VL - 29

SP - 299

EP - 312

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 2

M1 - 5395739

ER -