VMOR: Microarchitectural Support for Operand Access in an Interpreter

Susumu Mashimo, Ryota Shioya, Inoue Koji

Research output: Contribution to journalArticle

Abstract

Dynamic scripting languages become very popular for high productivity. However, many of these languages have significant runtime overheads because they employ interpreter-based virtual machines. One of the major overheads for the interpreter is derived from operand accesses, which significantly increase memory accesses. We propose VMOR, microarchitectural support for the operand accesses in the interpreter. VMOR remaps operand values into floating-point physical registers, which are rarely used in the interpreter, and thus, VMOR effectively reduces the memory accesses.

Original languageEnglish
Article number8440730
Pages (from-to)217-220
Number of pages4
JournalIEEE Computer Architecture Letters
Volume17
Issue number2
DOIs
Publication statusPublished - Jul 1 2018

Fingerprint

Data storage equipment
Productivity
Virtual machine

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Cite this

VMOR : Microarchitectural Support for Operand Access in an Interpreter. / Mashimo, Susumu; Shioya, Ryota; Koji, Inoue.

In: IEEE Computer Architecture Letters, Vol. 17, No. 2, 8440730, 01.07.2018, p. 217-220.

Research output: Contribution to journalArticle

@article{d8714daa8b1243d593c974dae48d948a,
title = "VMOR: Microarchitectural Support for Operand Access in an Interpreter",
abstract = "Dynamic scripting languages become very popular for high productivity. However, many of these languages have significant runtime overheads because they employ interpreter-based virtual machines. One of the major overheads for the interpreter is derived from operand accesses, which significantly increase memory accesses. We propose VMOR, microarchitectural support for the operand accesses in the interpreter. VMOR remaps operand values into floating-point physical registers, which are rarely used in the interpreter, and thus, VMOR effectively reduces the memory accesses.",
author = "Susumu Mashimo and Ryota Shioya and Inoue Koji",
year = "2018",
month = "7",
day = "1",
doi = "10.1109/LCA.2018.2866243",
language = "English",
volume = "17",
pages = "217--220",
journal = "IEEE Computer Architecture Letters",
issn = "1556-6056",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - VMOR

T2 - Microarchitectural Support for Operand Access in an Interpreter

AU - Mashimo, Susumu

AU - Shioya, Ryota

AU - Koji, Inoue

PY - 2018/7/1

Y1 - 2018/7/1

N2 - Dynamic scripting languages become very popular for high productivity. However, many of these languages have significant runtime overheads because they employ interpreter-based virtual machines. One of the major overheads for the interpreter is derived from operand accesses, which significantly increase memory accesses. We propose VMOR, microarchitectural support for the operand accesses in the interpreter. VMOR remaps operand values into floating-point physical registers, which are rarely used in the interpreter, and thus, VMOR effectively reduces the memory accesses.

AB - Dynamic scripting languages become very popular for high productivity. However, many of these languages have significant runtime overheads because they employ interpreter-based virtual machines. One of the major overheads for the interpreter is derived from operand accesses, which significantly increase memory accesses. We propose VMOR, microarchitectural support for the operand accesses in the interpreter. VMOR remaps operand values into floating-point physical registers, which are rarely used in the interpreter, and thus, VMOR effectively reduces the memory accesses.

UR - http://www.scopus.com/inward/record.url?scp=85051823799&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85051823799&partnerID=8YFLogxK

U2 - 10.1109/LCA.2018.2866243

DO - 10.1109/LCA.2018.2866243

M3 - Article

AN - SCOPUS:85051823799

VL - 17

SP - 217

EP - 220

JO - IEEE Computer Architecture Letters

JF - IEEE Computer Architecture Letters

SN - 1556-6056

IS - 2

M1 - 8440730

ER -