Voltage scheduling problem for dynamically variable voltage processors

Tohru Ishihara, Hiroto Yasuura

Research output: Contribution to conferencePaper

444 Citations (Scopus)

Abstract

This paper presents a model of dynamically variable voltage processor and basic theorems for power-delay optimization. A static voltage scheduling problem is also proposed and formulated as an integer linear programming (ILP) problem. In the problem, we assume that a core processor can vary its supply voltage dynamically, but can use only a single voltage level at a time. For a given application program and a dynamically variable voltage processor, a voltage scheduling which minimizes energy consumption under an execution time constraint can be found.

Original languageEnglish
Pages197-202
Number of pages6
Publication statusPublished - Jan 1 1998
EventProceedings of the 1998 International Symposium on Low Power Electronics and Design - Monterey, CA, USA
Duration: Aug 10 1998Aug 12 1998

Other

OtherProceedings of the 1998 International Symposium on Low Power Electronics and Design
CityMonterey, CA, USA
Period8/10/988/12/98

Fingerprint

Scheduling
Electric potential
Application programs
Linear programming
Energy utilization

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Ishihara, T., & Yasuura, H. (1998). Voltage scheduling problem for dynamically variable voltage processors. 197-202. Paper presented at Proceedings of the 1998 International Symposium on Low Power Electronics and Design, Monterey, CA, USA, .

Voltage scheduling problem for dynamically variable voltage processors. / Ishihara, Tohru; Yasuura, Hiroto.

1998. 197-202 Paper presented at Proceedings of the 1998 International Symposium on Low Power Electronics and Design, Monterey, CA, USA, .

Research output: Contribution to conferencePaper

Ishihara, T & Yasuura, H 1998, 'Voltage scheduling problem for dynamically variable voltage processors' Paper presented at Proceedings of the 1998 International Symposium on Low Power Electronics and Design, Monterey, CA, USA, 8/10/98 - 8/12/98, pp. 197-202.
Ishihara T, Yasuura H. Voltage scheduling problem for dynamically variable voltage processors. 1998. Paper presented at Proceedings of the 1998 International Symposium on Low Power Electronics and Design, Monterey, CA, USA, .
Ishihara, Tohru ; Yasuura, Hiroto. / Voltage scheduling problem for dynamically variable voltage processors. Paper presented at Proceedings of the 1998 International Symposium on Low Power Electronics and Design, Monterey, CA, USA, .6 p.
@conference{63af2244c86e45eead30c47b18f88f56,
title = "Voltage scheduling problem for dynamically variable voltage processors",
abstract = "This paper presents a model of dynamically variable voltage processor and basic theorems for power-delay optimization. A static voltage scheduling problem is also proposed and formulated as an integer linear programming (ILP) problem. In the problem, we assume that a core processor can vary its supply voltage dynamically, but can use only a single voltage level at a time. For a given application program and a dynamically variable voltage processor, a voltage scheduling which minimizes energy consumption under an execution time constraint can be found.",
author = "Tohru Ishihara and Hiroto Yasuura",
year = "1998",
month = "1",
day = "1",
language = "English",
pages = "197--202",
note = "Proceedings of the 1998 International Symposium on Low Power Electronics and Design ; Conference date: 10-08-1998 Through 12-08-1998",

}

TY - CONF

T1 - Voltage scheduling problem for dynamically variable voltage processors

AU - Ishihara, Tohru

AU - Yasuura, Hiroto

PY - 1998/1/1

Y1 - 1998/1/1

N2 - This paper presents a model of dynamically variable voltage processor and basic theorems for power-delay optimization. A static voltage scheduling problem is also proposed and formulated as an integer linear programming (ILP) problem. In the problem, we assume that a core processor can vary its supply voltage dynamically, but can use only a single voltage level at a time. For a given application program and a dynamically variable voltage processor, a voltage scheduling which minimizes energy consumption under an execution time constraint can be found.

AB - This paper presents a model of dynamically variable voltage processor and basic theorems for power-delay optimization. A static voltage scheduling problem is also proposed and formulated as an integer linear programming (ILP) problem. In the problem, we assume that a core processor can vary its supply voltage dynamically, but can use only a single voltage level at a time. For a given application program and a dynamically variable voltage processor, a voltage scheduling which minimizes energy consumption under an execution time constraint can be found.

UR - http://www.scopus.com/inward/record.url?scp=0031622060&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031622060&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0031622060

SP - 197

EP - 202

ER -