Width and depth of combinational logic circuits

Research output: Contribution to journalArticle

1 Citation (Scopus)
Original languageEnglish
Pages (from-to)191-194
Number of pages4
JournalInformation Processing Letters
Volume13
Issue number4-5
DOIs
Publication statusPublished - 1981
Externally publishedYes

Fingerprint

Circuit Complexity
Combinatorial circuits
Logic circuits
Parallel Computation
Logic

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Signal Processing
  • Information Systems
  • Computer Science Applications

Cite this

Width and depth of combinational logic circuits. / Yasuura, Hiroto.

In: Information Processing Letters, Vol. 13, No. 4-5, 1981, p. 191-194.

Research output: Contribution to journalArticle

@article{92b7680997ba4c0db6e3d43142ac17e3,
title = "Width and depth of combinational logic circuits",
author = "Hiroto Yasuura",
year = "1981",
doi = "10.1016/0020-0190(81)90056-9",
language = "English",
volume = "13",
pages = "191--194",
journal = "Information Processing Letters",
issn = "0020-0190",
publisher = "Elsevier",
number = "4-5",

}

TY - JOUR

T1 - Width and depth of combinational logic circuits

AU - Yasuura, Hiroto

PY - 1981

Y1 - 1981

UR - http://www.scopus.com/inward/record.url?scp=0019654483&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0019654483&partnerID=8YFLogxK

U2 - 10.1016/0020-0190(81)90056-9

DO - 10.1016/0020-0190(81)90056-9

M3 - Article

AN - SCOPUS:0019654483

VL - 13

SP - 191

EP - 194

JO - Information Processing Letters

JF - Information Processing Letters

SN - 0020-0190

IS - 4-5

ER -