Width and depth of combinational logic circuits

Hiroto Yasuura

Research output: Contribution to journal › Article › peer-review

Original language	English
Pages (from-to)	191-194
Number of pages	4
Journal	Information Processing Letters
Volume	13
Issue number	4-5
DOIs	https://doi.org/10.1016/0020-0190(81)90056-9
Publication status	Published - 1981
Externally published	Yes

All Science Journal Classification (ASJC) codes

@article{92b7680997ba4c0db6e3d43142ac17e3,

title = "Width and depth of combinational logic circuits",

author = "Hiroto Yasuura",

year = "1981",

doi = "10.1016/0020-0190(81)90056-9",

language = "English",

volume = "13",

pages = "191--194",

journal = "Information Processing Letters",

issn = "0020-0190",

publisher = "Elsevier",

number = "4-5",

}

TY - JOUR

T1 - Width and depth of combinational logic circuits

AU - Yasuura, Hiroto

PY - 1981

Y1 - 1981

UR - http://www.scopus.com/inward/record.url?scp=0019654483&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0019654483&partnerID=8YFLogxK

U2 - 10.1016/0020-0190(81)90056-9

DO - 10.1016/0020-0190(81)90056-9

M3 - Article

AN - SCOPUS:0019654483

SN - 0020-0190

VL - 13

SP - 191

EP - 194

JO - Information Processing Letters

JF - Information Processing Letters

IS - 4-5

ER -