A 1.5 MLIPS 40-bit AI processor

Hirohisa Machida; Hideki Ando; Chikako Ikenaga; Hiroshi Nakashima; Atsushi Maeda; Masao Nakaya

A 1.5 MLIPS 40-bit AI processor

Hirohisa Machida, Hideki Ando, Chikako Ikenaga, Hiroshi Nakashima, Atsushi Maeda, Masao Nakaya

研究成果: Chapter in Book/Report/Conference proceeding › Conference contribution

抄録

A high-performance 40-b AI (artificial intelligence) processor with a capability of 1.5 MLIPS (mega-logical-inference per second) in append has been developed. The performance of this processor is achieved by the combination of novel architectures of pipelined data typing and dereference, a 0.8-μm CMOS technology, and a clock scheme.

本文言語	英語
ホスト出版物のタイトル	Proceedings of the Custom Integrated Circuits Conference
出版社	Publ by IEEE
ISBN（印刷版）	0780300157
出版ステータス	出版済み - 12 1 1991
外部発表	はい
イベント	Proceedings of the IEEE 1991 Custom Integrated Circuits Conference - San Diego, CA, USA 継続期間: 5 12 1991 → 5 15 1991

出版物シリーズ

名前	Proceedings of the Custom Integrated Circuits Conference
ISSN（印刷版）	0886-5930

その他

その他	Proceedings of the IEEE 1991 Custom Integrated Circuits Conference
City	San Diego, CA, USA
Period	5/12/91 → 5/15/91

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

フィンガープリント「A 1.5 MLIPS 40-bit AI processor」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル

@inproceedings{e00a9c71373945f3b721f36a4dac6a53,

title = "A 1.5 MLIPS 40-bit AI processor",

abstract = "A high-performance 40-b AI (artificial intelligence) processor with a capability of 1.5 MLIPS (mega-logical-inference per second) in append has been developed. The performance of this processor is achieved by the combination of novel architectures of pipelined data typing and dereference, a 0.8-μm CMOS technology, and a clock scheme.",

author = "Hirohisa Machida and Hideki Ando and Chikako Ikenaga and Hiroshi Nakashima and Atsushi Maeda and Masao Nakaya",

year = "1991",

month = dec,

day = "1",

language = "English",

isbn = "0780300157",

series = "Proceedings of the Custom Integrated Circuits Conference",

publisher = "Publ by IEEE",

booktitle = "Proceedings of the Custom Integrated Circuits Conference",

note = "Proceedings of the IEEE 1991 Custom Integrated Circuits Conference ; Conference date: 12-05-1991 Through 15-05-1991",

}

TY - GEN

T1 - A 1.5 MLIPS 40-bit AI processor

AU - Machida, Hirohisa

AU - Ando, Hideki

AU - Ikenaga, Chikako

AU - Nakashima, Hiroshi

AU - Maeda, Atsushi

AU - Nakaya, Masao

PY - 1991/12/1

Y1 - 1991/12/1

N2 - A high-performance 40-b AI (artificial intelligence) processor with a capability of 1.5 MLIPS (mega-logical-inference per second) in append has been developed. The performance of this processor is achieved by the combination of novel architectures of pipelined data typing and dereference, a 0.8-μm CMOS technology, and a clock scheme.

AB - A high-performance 40-b AI (artificial intelligence) processor with a capability of 1.5 MLIPS (mega-logical-inference per second) in append has been developed. The performance of this processor is achieved by the combination of novel architectures of pipelined data typing and dereference, a 0.8-μm CMOS technology, and a clock scheme.

UR - http://www.scopus.com/inward/record.url?scp=0026373662&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026373662&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0026373662

SN - 0780300157

T3 - Proceedings of the Custom Integrated Circuits Conference

BT - Proceedings of the Custom Integrated Circuits Conference

PB - Publ by IEEE

T2 - Proceedings of the IEEE 1991 Custom Integrated Circuits Conference

Y2 - 12 May 1991 through 15 May 1991

ER -