A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy

Toru Okazaki, Daisuke Kanemoto, Ramesh Pokharel, Keiji Yoshida, Haruichi Kanaya

研究成果: 著書/レポートタイプへの貢献 › 会議での発言

3 引用 (Scopus)

抄録

This paper presents a design technique of minimizing time for each bit decision and adding appropriate redundancy bits. The technique helps the design of a SAR ADC. We show that the conversion time of proposed SAR ADCs can get faster than that of conventional ones by using the technique.

元の言語英語
ホスト出版物のタイトル2013 Asia-Pacific Microwave Conference Proceedings, APMC 2013
ページ506-508
ページ数3
DOI
出版物ステータス出版済み - 12 1 2013
イベント2013 3rd Asia-Pacific Microwave Conference, APMC 2013 - Seoul, 大韓民国
継続期間: 11 5 2013 → 11 8 2013

出版物シリーズ

名前Asia-Pacific Microwave Conference Proceedings, APMC

その他

その他2013 3rd Asia-Pacific Microwave Conference, APMC 2013
国大韓民国
市Seoul
期間11/5/13 → 11/8/13

Fingerprint

Redundancy

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

これを引用

Okazaki, T., Kanemoto, D., Pokharel, R., Yoshida, K., & Kanaya, H. (2013). A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy. ： 2013 Asia-Pacific Microwave Conference Proceedings, APMC 2013 (pp. 506-508). [6694846] (Asia-Pacific Microwave Conference Proceedings, APMC). https://doi.org/10.1109/APMC.2013.6694846

A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy. / Okazaki, Toru; Kanemoto, Daisuke; Pokharel, Ramesh; Yoshida, Keiji; Kanaya, Haruichi.

2013 Asia-Pacific Microwave Conference Proceedings, APMC 2013. 2013. p. 506-508 6694846 (Asia-Pacific Microwave Conference Proceedings, APMC).

研究成果: 著書/レポートタイプへの貢献 › 会議での発言

Okazaki, T, Kanemoto, D, Pokharel, R, Yoshida, K & Kanaya, H 2013, A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy. ： 2013 Asia-Pacific Microwave Conference Proceedings, APMC 2013., 6694846, Asia-Pacific Microwave Conference Proceedings, APMC, pp. 506-508, 2013 3rd Asia-Pacific Microwave Conference, APMC 2013, Seoul, 大韓民国, 11/5/13. https://doi.org/10.1109/APMC.2013.6694846
Okazaki T, Kanemoto D, Pokharel R, Yoshida K, Kanaya H. A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy. ： 2013 Asia-Pacific Microwave Conference Proceedings, APMC 2013. 2013. p. 506-508. 6694846. (Asia-Pacific Microwave Conference Proceedings, APMC). https://doi.org/10.1109/APMC.2013.6694846
Okazaki, Toru ; Kanemoto, Daisuke ; Pokharel, Ramesh ; Yoshida, Keiji ; Kanaya, Haruichi. / A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy. 2013 Asia-Pacific Microwave Conference Proceedings, APMC 2013. 2013. pp. 506-508 (Asia-Pacific Microwave Conference Proceedings, APMC).
@inproceedings{484a8c23c82b4b67a3c0f1009f321938,
title = "A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy",
abstract = "This paper presents a design technique of minimizing time for each bit decision and adding appropriate redundancy bits. The technique helps the design of a SAR ADC. We show that the conversion time of proposed SAR ADCs can get faster than that of conventional ones by using the technique.",
author = "Toru Okazaki and Daisuke Kanemoto and Ramesh Pokharel and Keiji Yoshida and Haruichi Kanaya",
year = "2013",
month = "12",
day = "1",
doi = "10.1109/APMC.2013.6694846",
language = "English",
isbn = "9781479914746",
series = "Asia-Pacific Microwave Conference Proceedings, APMC",
pages = "506--508",
booktitle = "2013 Asia-Pacific Microwave Conference Proceedings, APMC 2013",

}

TY - GEN

T1 - A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy

AU - Okazaki, Toru

AU - Kanemoto, Daisuke

AU - Pokharel, Ramesh

AU - Yoshida, Keiji

AU - Kanaya, Haruichi

PY - 2013/12/1

Y1 - 2013/12/1

N2 - This paper presents a design technique of minimizing time for each bit decision and adding appropriate redundancy bits. The technique helps the design of a SAR ADC. We show that the conversion time of proposed SAR ADCs can get faster than that of conventional ones by using the technique.

AB - This paper presents a design technique of minimizing time for each bit decision and adding appropriate redundancy bits. The technique helps the design of a SAR ADC. We show that the conversion time of proposed SAR ADCs can get faster than that of conventional ones by using the technique.

UR - http://www.scopus.com/inward/record.url?scp=84893351145&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84893351145&partnerID=8YFLogxK

U2 - 10.1109/APMC.2013.6694846

DO - 10.1109/APMC.2013.6694846

M3 - Conference contribution

AN - SCOPUS:84893351145

SN - 9781479914746

T3 - Asia-Pacific Microwave Conference Proceedings, APMC

SP - 506

EP - 508

BT - 2013 Asia-Pacific Microwave Conference Proceedings, APMC 2013

ER -

文献にアクセス