A New Single-Phase Five-Level Inverter Topology for Single and Multiple Switches Fault Tolerance

Mokhtar Aly, Emad M. Ahmed, Masahito Shoyama

研究成果: ジャーナルへの寄稿記事

9 引用 (Scopus)

抄録

Reliability of power inverters is of dominant importance in various applications, including industrial, military, aerospace, and commercial applications. Therefore, developing fault tolerant (FT) power inverters is extremely needed from the viewpoints of system availability and avoiding harmful consequences. Tolerating various types of faults, preserving full output ratings after the fault, and being cost-effective represent the main challenges for most of existing FT solutions. In this paper, a new FT single-phase five-level inverter topology is proposed. The proposed topology can effectively tolerate both of single or multiple switches faults whether they are of open-or short-circuit fault types. Moreover, the proposed topology does not deteriorate system efficiency in postfault operation compared to the previously developed FT solutions. Evaluation of the effectiveness and robustness of the proposed topology is verified in both of simulation and experimental environments. Different case studies are investigated in order to cover various types and locations of switches' faults. Moreover, comprehensive comparisons are provided to validate the superiority of the proposed topology over the previously addressed techniques.

元の言語英語
記事番号8253839
ページ(範囲)9198-9208
ページ数11
ジャーナルIEEE Transactions on Power Electronics
33
発行部数11
DOI
出版物ステータス出版済み - 11 1 2018

Fingerprint

Fault tolerance
Switches
Topology
Short circuit currents
Industrial applications
Availability
Costs

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

これを引用

A New Single-Phase Five-Level Inverter Topology for Single and Multiple Switches Fault Tolerance. / Aly, Mokhtar; Ahmed, Emad M.; Shoyama, Masahito.

:: IEEE Transactions on Power Electronics, 巻 33, 番号 11, 8253839, 01.11.2018, p. 9198-9208.

研究成果: ジャーナルへの寄稿記事

@article{3b81f2def7e0411e9b86f103ed6f0f89,
title = "A New Single-Phase Five-Level Inverter Topology for Single and Multiple Switches Fault Tolerance",
abstract = "Reliability of power inverters is of dominant importance in various applications, including industrial, military, aerospace, and commercial applications. Therefore, developing fault tolerant (FT) power inverters is extremely needed from the viewpoints of system availability and avoiding harmful consequences. Tolerating various types of faults, preserving full output ratings after the fault, and being cost-effective represent the main challenges for most of existing FT solutions. In this paper, a new FT single-phase five-level inverter topology is proposed. The proposed topology can effectively tolerate both of single or multiple switches faults whether they are of open-or short-circuit fault types. Moreover, the proposed topology does not deteriorate system efficiency in postfault operation compared to the previously developed FT solutions. Evaluation of the effectiveness and robustness of the proposed topology is verified in both of simulation and experimental environments. Different case studies are investigated in order to cover various types and locations of switches' faults. Moreover, comprehensive comparisons are provided to validate the superiority of the proposed topology over the previously addressed techniques.",
author = "Mokhtar Aly and Ahmed, {Emad M.} and Masahito Shoyama",
year = "2018",
month = "11",
day = "1",
doi = "10.1109/TPEL.2018.2792146",
language = "English",
volume = "33",
pages = "9198--9208",
journal = "IEEE Transactions on Power Electronics",
issn = "0885-8993",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - A New Single-Phase Five-Level Inverter Topology for Single and Multiple Switches Fault Tolerance

AU - Aly, Mokhtar

AU - Ahmed, Emad M.

AU - Shoyama, Masahito

PY - 2018/11/1

Y1 - 2018/11/1

N2 - Reliability of power inverters is of dominant importance in various applications, including industrial, military, aerospace, and commercial applications. Therefore, developing fault tolerant (FT) power inverters is extremely needed from the viewpoints of system availability and avoiding harmful consequences. Tolerating various types of faults, preserving full output ratings after the fault, and being cost-effective represent the main challenges for most of existing FT solutions. In this paper, a new FT single-phase five-level inverter topology is proposed. The proposed topology can effectively tolerate both of single or multiple switches faults whether they are of open-or short-circuit fault types. Moreover, the proposed topology does not deteriorate system efficiency in postfault operation compared to the previously developed FT solutions. Evaluation of the effectiveness and robustness of the proposed topology is verified in both of simulation and experimental environments. Different case studies are investigated in order to cover various types and locations of switches' faults. Moreover, comprehensive comparisons are provided to validate the superiority of the proposed topology over the previously addressed techniques.

AB - Reliability of power inverters is of dominant importance in various applications, including industrial, military, aerospace, and commercial applications. Therefore, developing fault tolerant (FT) power inverters is extremely needed from the viewpoints of system availability and avoiding harmful consequences. Tolerating various types of faults, preserving full output ratings after the fault, and being cost-effective represent the main challenges for most of existing FT solutions. In this paper, a new FT single-phase five-level inverter topology is proposed. The proposed topology can effectively tolerate both of single or multiple switches faults whether they are of open-or short-circuit fault types. Moreover, the proposed topology does not deteriorate system efficiency in postfault operation compared to the previously developed FT solutions. Evaluation of the effectiveness and robustness of the proposed topology is verified in both of simulation and experimental environments. Different case studies are investigated in order to cover various types and locations of switches' faults. Moreover, comprehensive comparisons are provided to validate the superiority of the proposed topology over the previously addressed techniques.

UR - http://www.scopus.com/inward/record.url?scp=85041201363&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85041201363&partnerID=8YFLogxK

U2 - 10.1109/TPEL.2018.2792146

DO - 10.1109/TPEL.2018.2792146

M3 - Article

VL - 33

SP - 9198

EP - 9208

JO - IEEE Transactions on Power Electronics

JF - IEEE Transactions on Power Electronics

SN - 0885-8993

IS - 11

M1 - 8253839

ER -