A pipelined microprocessor for logic programming languages

Hiroshi Nakashima, Yasutaka Takeda, Katsuto Nakajima, Hideki Andou, Kiyohiro Furutani

研究成果: 著書/レポートタイプへの貢献会議での発言

4 引用 (Scopus)

抜粋

The architecture of a pipelined microprocessor for logic programming languages is presented. The microprocessor, called PU (processing unit), is also used as a key component of AI workstations. PU has the capability to execute two different logic programming languages, KL1 for PIM/m and ESP for the AI workstation. The microprocessor has very high performance, 833 KLIPS in KL1 append and 1282 KLIPS in ESP, owing to the pipelined data typing and dereference. For efficient implementation of both languages, data typing and dereference are important. For these operations, PU has mechanisms to manipulate tagged data. The hardware architecture of PU is described, focusing on its data typing and dereference mechanisms.

元の言語英語
ホスト出版物のタイトルProceedings - IEEE International Conference on Computer Design
ホスト出版物のサブタイトルVLSI in Computers and Processors
出版者Publ by IEEE
ページ355-359
ページ数5
ISBN(印刷物)O81862079X
出版物ステータス出版済み - 9 1 1990
外部発表Yes
イベントProceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors - ICCD '90 - Cambridge, MA, USA
継続期間: 9 17 19909 19 1990

出版物シリーズ

名前Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

その他

その他Proceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors - ICCD '90
Cambridge, MA, USA
期間9/17/909/19/90

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

フィンガープリント A pipelined microprocessor for logic programming languages' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Nakashima, H., Takeda, Y., Nakajima, K., Andou, H., & Furutani, K. (1990). A pipelined microprocessor for logic programming languages. : Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors (pp. 355-359). (Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors). Publ by IEEE.