A wide range CMOS power amplifier with improved group delay variation and gain flatness for UWB transmitters

Rohana Sapawi, Ramesh Pokharel, Haruichi Kanaya, Keiji Yoshida

研究成果: ジャーナルへの寄稿記事

3 引用 (Scopus)

抄録

This paper presents the design and implementation of 0.9-4.8 GHz CMOS power amplifier (PA) with improved group delay variation and gain flatness at the same time for UWB transmitters. This PA design employs a two-stage cascade common source topology, a resistive shunt feedback technique and inductive peaking to achieve high gain flatness, and good input matching. Based on theoretical analysis, the main design factor for group delay variation is identified. The measurement results indicate that the proposed PA design has an average gain of 10.2 ± 0.8 dB while maintaining a 3-dB bandwidth of 0.57 to 5.8 GHz, an input return loss |S11| less than-4.4 dB, and an output return loss |S22| less than-9.2 dB over the frequency range of interest. The input 1 dB compression point at 2 GHz was-9dBm while consumes 30 mW power from 1.5 V supply voltage. Moreover, excellent phase linearity (i.e., group delay variation) of ±125 ps was achieved across the whole band.

元の言語英語
ページ(範囲)1182-1188
ページ数7
ジャーナルIEICE Transactions on Electronics
E95-C
発行部数7
DOI
出版物ステータス出版済み - 1 1 2012

Fingerprint

Group delay
Power amplifiers
Ultra-wideband (UWB)
Transmitters
Topology
Feedback
Bandwidth
Electric potential

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

これを引用

A wide range CMOS power amplifier with improved group delay variation and gain flatness for UWB transmitters. / Sapawi, Rohana; Pokharel, Ramesh; Kanaya, Haruichi; Yoshida, Keiji.

:: IEICE Transactions on Electronics, 巻 E95-C, 番号 7, 01.01.2012, p. 1182-1188.

研究成果: ジャーナルへの寄稿記事

@article{03c00e8d30b3473584b1d94735e9c4ae,
title = "A wide range CMOS power amplifier with improved group delay variation and gain flatness for UWB transmitters",
abstract = "This paper presents the design and implementation of 0.9-4.8 GHz CMOS power amplifier (PA) with improved group delay variation and gain flatness at the same time for UWB transmitters. This PA design employs a two-stage cascade common source topology, a resistive shunt feedback technique and inductive peaking to achieve high gain flatness, and good input matching. Based on theoretical analysis, the main design factor for group delay variation is identified. The measurement results indicate that the proposed PA design has an average gain of 10.2 ± 0.8 dB while maintaining a 3-dB bandwidth of 0.57 to 5.8 GHz, an input return loss |S11| less than-4.4 dB, and an output return loss |S22| less than-9.2 dB over the frequency range of interest. The input 1 dB compression point at 2 GHz was-9dBm while consumes 30 mW power from 1.5 V supply voltage. Moreover, excellent phase linearity (i.e., group delay variation) of ±125 ps was achieved across the whole band.",
author = "Rohana Sapawi and Ramesh Pokharel and Haruichi Kanaya and Keiji Yoshida",
year = "2012",
month = "1",
day = "1",
doi = "10.1587/transele.E95.C.1182",
language = "English",
volume = "E95-C",
pages = "1182--1188",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "7",

}

TY - JOUR

T1 - A wide range CMOS power amplifier with improved group delay variation and gain flatness for UWB transmitters

AU - Sapawi, Rohana

AU - Pokharel, Ramesh

AU - Kanaya, Haruichi

AU - Yoshida, Keiji

PY - 2012/1/1

Y1 - 2012/1/1

N2 - This paper presents the design and implementation of 0.9-4.8 GHz CMOS power amplifier (PA) with improved group delay variation and gain flatness at the same time for UWB transmitters. This PA design employs a two-stage cascade common source topology, a resistive shunt feedback technique and inductive peaking to achieve high gain flatness, and good input matching. Based on theoretical analysis, the main design factor for group delay variation is identified. The measurement results indicate that the proposed PA design has an average gain of 10.2 ± 0.8 dB while maintaining a 3-dB bandwidth of 0.57 to 5.8 GHz, an input return loss |S11| less than-4.4 dB, and an output return loss |S22| less than-9.2 dB over the frequency range of interest. The input 1 dB compression point at 2 GHz was-9dBm while consumes 30 mW power from 1.5 V supply voltage. Moreover, excellent phase linearity (i.e., group delay variation) of ±125 ps was achieved across the whole band.

AB - This paper presents the design and implementation of 0.9-4.8 GHz CMOS power amplifier (PA) with improved group delay variation and gain flatness at the same time for UWB transmitters. This PA design employs a two-stage cascade common source topology, a resistive shunt feedback technique and inductive peaking to achieve high gain flatness, and good input matching. Based on theoretical analysis, the main design factor for group delay variation is identified. The measurement results indicate that the proposed PA design has an average gain of 10.2 ± 0.8 dB while maintaining a 3-dB bandwidth of 0.57 to 5.8 GHz, an input return loss |S11| less than-4.4 dB, and an output return loss |S22| less than-9.2 dB over the frequency range of interest. The input 1 dB compression point at 2 GHz was-9dBm while consumes 30 mW power from 1.5 V supply voltage. Moreover, excellent phase linearity (i.e., group delay variation) of ±125 ps was achieved across the whole band.

UR - http://www.scopus.com/inward/record.url?scp=84863444573&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863444573&partnerID=8YFLogxK

U2 - 10.1587/transele.E95.C.1182

DO - 10.1587/transele.E95.C.1182

M3 - Article

AN - SCOPUS:84863444573

VL - E95-C

SP - 1182

EP - 1188

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 7

ER -