An estimation of encryption LSI testability against scan-based attack

Masayoshi Yoshimura, Yuma Ito, Hiroto Yasuura

研究成果: 著書/レポートタイプへの貢献会議での発言

抄録

Recently, encryption LSIs are embedded in a variety of digital products for security and copyright protection. Most LSIs including encryption LSIs have scan paths for manufacturing tests. However, there is a risk that the secret information is leaked through scan paths. It is necessary to prevent side channel attacks to encryption LSIs. In this paper, we show all the factors for scan-based attacks to encryption LSIs. We propose a countermeasure that encryption LSIs are added to controllability and observability as possible under the condition that encryption LSI does not have all the factors which are necessary for scanbased attacks. We insert various structures of scan paths in DES chips and estimate testability and security of DES chips In addition, we propose the countermeasure against the scan-based attacks, and estimate the countermeasure from the viewpoints of testability and security. We show the trade-off between testability and security for various structures of scan path. The proposed countermeasure can achieve about 98% of high fault efficiency with preventing scan-based attack.

元の言語英語
ホスト出版物のタイトルISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies
ページ727-731
ページ数5
DOI
出版物ステータス出版済み - 2010
イベント2010 10th International Symposium on Communications and Information Technologies, ISCIT 2010 - Tokyo, 日本
継続期間: 10 26 201010 29 2010

その他

その他2010 10th International Symposium on Communications and Information Technologies, ISCIT 2010
日本
Tokyo
期間10/26/1010/29/10

Fingerprint

Cryptography
Observability
Controllability

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Information Systems

これを引用

Yoshimura, M., Ito, Y., & Yasuura, H. (2010). An estimation of encryption LSI testability against scan-based attack. : ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies (pp. 727-731). [5665083] https://doi.org/10.1109/ISCIT.2010.5665083

An estimation of encryption LSI testability against scan-based attack. / Yoshimura, Masayoshi; Ito, Yuma; Yasuura, Hiroto.

ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies. 2010. p. 727-731 5665083.

研究成果: 著書/レポートタイプへの貢献会議での発言

Yoshimura, M, Ito, Y & Yasuura, H 2010, An estimation of encryption LSI testability against scan-based attack. : ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies., 5665083, pp. 727-731, 2010 10th International Symposium on Communications and Information Technologies, ISCIT 2010, Tokyo, 日本, 10/26/10. https://doi.org/10.1109/ISCIT.2010.5665083
Yoshimura M, Ito Y, Yasuura H. An estimation of encryption LSI testability against scan-based attack. : ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies. 2010. p. 727-731. 5665083 https://doi.org/10.1109/ISCIT.2010.5665083
Yoshimura, Masayoshi ; Ito, Yuma ; Yasuura, Hiroto. / An estimation of encryption LSI testability against scan-based attack. ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies. 2010. pp. 727-731
@inproceedings{4284cd62d1c146d09d92908381711497,
title = "An estimation of encryption LSI testability against scan-based attack",
abstract = "Recently, encryption LSIs are embedded in a variety of digital products for security and copyright protection. Most LSIs including encryption LSIs have scan paths for manufacturing tests. However, there is a risk that the secret information is leaked through scan paths. It is necessary to prevent side channel attacks to encryption LSIs. In this paper, we show all the factors for scan-based attacks to encryption LSIs. We propose a countermeasure that encryption LSIs are added to controllability and observability as possible under the condition that encryption LSI does not have all the factors which are necessary for scanbased attacks. We insert various structures of scan paths in DES chips and estimate testability and security of DES chips In addition, we propose the countermeasure against the scan-based attacks, and estimate the countermeasure from the viewpoints of testability and security. We show the trade-off between testability and security for various structures of scan path. The proposed countermeasure can achieve about 98{\%} of high fault efficiency with preventing scan-based attack.",
author = "Masayoshi Yoshimura and Yuma Ito and Hiroto Yasuura",
year = "2010",
doi = "10.1109/ISCIT.2010.5665083",
language = "English",
isbn = "9781424470105",
pages = "727--731",
booktitle = "ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies",

}

TY - GEN

T1 - An estimation of encryption LSI testability against scan-based attack

AU - Yoshimura, Masayoshi

AU - Ito, Yuma

AU - Yasuura, Hiroto

PY - 2010

Y1 - 2010

N2 - Recently, encryption LSIs are embedded in a variety of digital products for security and copyright protection. Most LSIs including encryption LSIs have scan paths for manufacturing tests. However, there is a risk that the secret information is leaked through scan paths. It is necessary to prevent side channel attacks to encryption LSIs. In this paper, we show all the factors for scan-based attacks to encryption LSIs. We propose a countermeasure that encryption LSIs are added to controllability and observability as possible under the condition that encryption LSI does not have all the factors which are necessary for scanbased attacks. We insert various structures of scan paths in DES chips and estimate testability and security of DES chips In addition, we propose the countermeasure against the scan-based attacks, and estimate the countermeasure from the viewpoints of testability and security. We show the trade-off between testability and security for various structures of scan path. The proposed countermeasure can achieve about 98% of high fault efficiency with preventing scan-based attack.

AB - Recently, encryption LSIs are embedded in a variety of digital products for security and copyright protection. Most LSIs including encryption LSIs have scan paths for manufacturing tests. However, there is a risk that the secret information is leaked through scan paths. It is necessary to prevent side channel attacks to encryption LSIs. In this paper, we show all the factors for scan-based attacks to encryption LSIs. We propose a countermeasure that encryption LSIs are added to controllability and observability as possible under the condition that encryption LSI does not have all the factors which are necessary for scanbased attacks. We insert various structures of scan paths in DES chips and estimate testability and security of DES chips In addition, we propose the countermeasure against the scan-based attacks, and estimate the countermeasure from the viewpoints of testability and security. We show the trade-off between testability and security for various structures of scan path. The proposed countermeasure can achieve about 98% of high fault efficiency with preventing scan-based attack.

UR - http://www.scopus.com/inward/record.url?scp=78651259295&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78651259295&partnerID=8YFLogxK

U2 - 10.1109/ISCIT.2010.5665083

DO - 10.1109/ISCIT.2010.5665083

M3 - Conference contribution

SN - 9781424470105

SP - 727

EP - 731

BT - ISCIT 2010 - 2010 10th International Symposium on Communications and Information Technologies

ER -