Analysis and application of dual series resonances for low phase noise K-band VCO design in 0.18-μm CMOS technology

Nusrat Jahan, Chen Baichuan, Adel Barakat, Ramesh Pokharel

研究成果: 著書/レポートタイプへの貢献会議での発言

抄録

This work proposes a new theory to improve the phase noise of a Voltage-Controlled Oscillator (VCO) by introducing dual series resonances around the parallel resonance of an LC-tank circuit. The overall circuit has an improved susceptance slope parameters, which results in the improvement of quality (Q-) factor. Later, its effectiveness is demonstrated to design a low phase noise K-band VCO. The proposed characteristics are realized by a compact defected ground structure (DGS) resonator in a coplanar strip line (CPS) topology. The DGS is loaded by a capacitor, and this combination introduces the parallel resonance. The CPS signal line is implemented with high characteristic impedance to introduce a series inductance. Then, a gap in the CPS is introduced with a loading series capacitance forming a series resonance circuit with the CPS inductance. The overall combination of the series and parallel resonance circuits allowed the targeted two series resonances before and after the parallel resonance. The design is implemented in 0.18-μm CMOS technology, and the post-layout simulation shows that the VCO has a phase noise of -112.31 dBc/Hz @1 MHz offset of 22.07 GHz oscillation, which is 2.3 dB improvement compared to single series resonance VCO. The VCO consumes 4 mW power resulting in a figure of merit (FoM) of -193.2 dB.

元の言語英語
ホスト出版物のタイトル2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings
出版者Institute of Electrical and Electronics Engineers Inc.
ISBN(電子版)9781728103976
DOI
出版物ステータス出版済み - 1 1 2019
イベント2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Sapporo, 日本
継続期間: 5 26 20195 29 2019

出版物シリーズ

名前Proceedings - IEEE International Symposium on Circuits and Systems
2019-May
ISSN(印刷物)0271-4310

会議

会議2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019
日本
Sapporo
期間5/26/195/29/19

Fingerprint

Variable frequency oscillators
Phase noise
Strip telecommunication lines
Circuit resonance
Defected ground structures
Inductance
Networks (circuits)
Resonators
Capacitors
Capacitance
Topology

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

これを引用

Jahan, N., Baichuan, C., Barakat, A., & Pokharel, R. (2019). Analysis and application of dual series resonances for low phase noise K-band VCO design in 0.18-μm CMOS technology. : 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings [8702264] (Proceedings - IEEE International Symposium on Circuits and Systems; 巻数 2019-May). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2019.8702264

Analysis and application of dual series resonances for low phase noise K-band VCO design in 0.18-μm CMOS technology. / Jahan, Nusrat; Baichuan, Chen; Barakat, Adel; Pokharel, Ramesh.

2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. 8702264 (Proceedings - IEEE International Symposium on Circuits and Systems; 巻 2019-May).

研究成果: 著書/レポートタイプへの貢献会議での発言

Jahan, N, Baichuan, C, Barakat, A & Pokharel, R 2019, Analysis and application of dual series resonances for low phase noise K-band VCO design in 0.18-μm CMOS technology. : 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings., 8702264, Proceedings - IEEE International Symposium on Circuits and Systems, 巻. 2019-May, Institute of Electrical and Electronics Engineers Inc., 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019, Sapporo, 日本, 5/26/19. https://doi.org/10.1109/ISCAS.2019.8702264
Jahan N, Baichuan C, Barakat A, Pokharel R. Analysis and application of dual series resonances for low phase noise K-band VCO design in 0.18-μm CMOS technology. : 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2019. 8702264. (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2019.8702264
Jahan, Nusrat ; Baichuan, Chen ; Barakat, Adel ; Pokharel, Ramesh. / Analysis and application of dual series resonances for low phase noise K-band VCO design in 0.18-μm CMOS technology. 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. (Proceedings - IEEE International Symposium on Circuits and Systems).
@inproceedings{d3916fc571d74c928339e64c401160b1,
title = "Analysis and application of dual series resonances for low phase noise K-band VCO design in 0.18-μm CMOS technology",
abstract = "This work proposes a new theory to improve the phase noise of a Voltage-Controlled Oscillator (VCO) by introducing dual series resonances around the parallel resonance of an LC-tank circuit. The overall circuit has an improved susceptance slope parameters, which results in the improvement of quality (Q-) factor. Later, its effectiveness is demonstrated to design a low phase noise K-band VCO. The proposed characteristics are realized by a compact defected ground structure (DGS) resonator in a coplanar strip line (CPS) topology. The DGS is loaded by a capacitor, and this combination introduces the parallel resonance. The CPS signal line is implemented with high characteristic impedance to introduce a series inductance. Then, a gap in the CPS is introduced with a loading series capacitance forming a series resonance circuit with the CPS inductance. The overall combination of the series and parallel resonance circuits allowed the targeted two series resonances before and after the parallel resonance. The design is implemented in 0.18-μm CMOS technology, and the post-layout simulation shows that the VCO has a phase noise of -112.31 dBc/Hz @1 MHz offset of 22.07 GHz oscillation, which is 2.3 dB improvement compared to single series resonance VCO. The VCO consumes 4 mW power resulting in a figure of merit (FoM) of -193.2 dB.",
author = "Nusrat Jahan and Chen Baichuan and Adel Barakat and Ramesh Pokharel",
year = "2019",
month = "1",
day = "1",
doi = "10.1109/ISCAS.2019.8702264",
language = "English",
series = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings",
address = "United States",

}

TY - GEN

T1 - Analysis and application of dual series resonances for low phase noise K-band VCO design in 0.18-μm CMOS technology

AU - Jahan, Nusrat

AU - Baichuan, Chen

AU - Barakat, Adel

AU - Pokharel, Ramesh

PY - 2019/1/1

Y1 - 2019/1/1

N2 - This work proposes a new theory to improve the phase noise of a Voltage-Controlled Oscillator (VCO) by introducing dual series resonances around the parallel resonance of an LC-tank circuit. The overall circuit has an improved susceptance slope parameters, which results in the improvement of quality (Q-) factor. Later, its effectiveness is demonstrated to design a low phase noise K-band VCO. The proposed characteristics are realized by a compact defected ground structure (DGS) resonator in a coplanar strip line (CPS) topology. The DGS is loaded by a capacitor, and this combination introduces the parallel resonance. The CPS signal line is implemented with high characteristic impedance to introduce a series inductance. Then, a gap in the CPS is introduced with a loading series capacitance forming a series resonance circuit with the CPS inductance. The overall combination of the series and parallel resonance circuits allowed the targeted two series resonances before and after the parallel resonance. The design is implemented in 0.18-μm CMOS technology, and the post-layout simulation shows that the VCO has a phase noise of -112.31 dBc/Hz @1 MHz offset of 22.07 GHz oscillation, which is 2.3 dB improvement compared to single series resonance VCO. The VCO consumes 4 mW power resulting in a figure of merit (FoM) of -193.2 dB.

AB - This work proposes a new theory to improve the phase noise of a Voltage-Controlled Oscillator (VCO) by introducing dual series resonances around the parallel resonance of an LC-tank circuit. The overall circuit has an improved susceptance slope parameters, which results in the improvement of quality (Q-) factor. Later, its effectiveness is demonstrated to design a low phase noise K-band VCO. The proposed characteristics are realized by a compact defected ground structure (DGS) resonator in a coplanar strip line (CPS) topology. The DGS is loaded by a capacitor, and this combination introduces the parallel resonance. The CPS signal line is implemented with high characteristic impedance to introduce a series inductance. Then, a gap in the CPS is introduced with a loading series capacitance forming a series resonance circuit with the CPS inductance. The overall combination of the series and parallel resonance circuits allowed the targeted two series resonances before and after the parallel resonance. The design is implemented in 0.18-μm CMOS technology, and the post-layout simulation shows that the VCO has a phase noise of -112.31 dBc/Hz @1 MHz offset of 22.07 GHz oscillation, which is 2.3 dB improvement compared to single series resonance VCO. The VCO consumes 4 mW power resulting in a figure of merit (FoM) of -193.2 dB.

UR - http://www.scopus.com/inward/record.url?scp=85066811379&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85066811379&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2019.8702264

DO - 10.1109/ISCAS.2019.8702264

M3 - Conference contribution

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

BT - 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -