Demonstration of an Energy-Efficient, Gate-Level-Pipelined 100 TOPS/W Arithmetic Logic Unit Based on Low-Voltage Rapid Single-Flux-Quantum Logic

Ikki Nagaoka, Masamitsu Tanaka, Kyosuke Sano, Taro Yamashita, Akira Fujimaki, Koji Inoue

研究成果: Chapter in Book/Report/Conference proceedingConference contribution

フィンガープリント 「Demonstration of an Energy-Efficient, Gate-Level-Pipelined 100 TOPS/W Arithmetic Logic Unit Based on Low-Voltage Rapid Single-Flux-Quantum Logic」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

Chemical Compounds

Engineering & Materials Science