Enhancements of a circuit-level timing speculation technique and their evaluations using a co-simulation environment

Yuji Kunitake, Kazuhiro Mima, Toshinori Sato, Hiroto Yasuura

研究成果: ジャーナルへの寄稿学術誌査読

1 被引用数 (Scopus)

抄録

A deep submicron semiconductor technology has increased process variations. This fact makes the estimate of the worst-case design margin difficult. In order to realize robust designs, we are investigating such a typical-case design methodology, which we call Constructive Timing Violation (CTV). In the CTV-based design, we can relax timing constraints. However, relaxing timing constraints might cause some timing errors. While we have applied the CTV-based design to a processor, unfortunately, the timing error recovery has serious impact on processor performance. In this paper, we investigate enhancement techniques of the CTV-based design. In addition, in order to accurately evaluate the CTV- based design, we build a co-simulation framework to consider circuit delay at the architectural level. From the co-simulation results, we find the performance penalty is significantly reduced by the enhancement techniques.

本文言語英語
ページ(範囲)483-491
ページ数9
ジャーナルIEICE Transactions on Electronics
E92-C
4
DOI
出版ステータス出版済み - 2009

!!!All Science Journal Classification (ASJC) codes

  • 電子材料、光学材料、および磁性材料
  • 電子工学および電気工学

フィンガープリント

「Enhancements of a circuit-level timing speculation technique and their evaluations using a co-simulation environment」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル