TY - JOUR
T1 - Fpga-based lifting wavelet processor for real-time signal detection
AU - Kuzume, Koichi
AU - Niijima, Koichi
AU - Takano, Shigeru
N1 - Copyright:
Copyright 2017 Elsevier B.V., All rights reserved.
PY - 2004/10
Y1 - 2004/10
N2 - This paper presents the realization of a lifting wavelet processor for signal detection on a field programmable gate array (FPGA) device. This processor implements an algorithm for detecting target portions from a signal using an integer type Haar lifting wavelet transform (IHLWT), which we proposed. Since our detection algorithm is very simple because of short filter length in the IHLWT, the VLSI can be designed using a small amount of circuitry, consisting of only 6 multipliers and 9 adders. Therefore, it can realize the high-speed detection of target signals by constructing a pipeline architecture. The VLSI is designed using hardware description language (HDL) and is simulated on the FPGA in practice. The completed prototype is tested through software-generated signals and utility-sampled signals, in which test scenarios covering several kinds of electrocardiogram (ECG) signals are examined thoroughly. From the results, it is confirmed that the proposed processor can execute target signal detection from the measured ECG signals in real time.
AB - This paper presents the realization of a lifting wavelet processor for signal detection on a field programmable gate array (FPGA) device. This processor implements an algorithm for detecting target portions from a signal using an integer type Haar lifting wavelet transform (IHLWT), which we proposed. Since our detection algorithm is very simple because of short filter length in the IHLWT, the VLSI can be designed using a small amount of circuitry, consisting of only 6 multipliers and 9 adders. Therefore, it can realize the high-speed detection of target signals by constructing a pipeline architecture. The VLSI is designed using hardware description language (HDL) and is simulated on the FPGA in practice. The completed prototype is tested through software-generated signals and utility-sampled signals, in which test scenarios covering several kinds of electrocardiogram (ECG) signals are examined thoroughly. From the results, it is confirmed that the proposed processor can execute target signal detection from the measured ECG signals in real time.
UR - http://www.scopus.com/inward/record.url?scp=4444261871&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=4444261871&partnerID=8YFLogxK
U2 - 10.1016/j.sigpro.2004.06.020
DO - 10.1016/j.sigpro.2004.06.020
M3 - Article
AN - SCOPUS:4444261871
VL - 84
SP - 1931
EP - 1940
JO - Signal Processing
JF - Signal Processing
SN - 0165-1684
IS - 10
ER -