Gate Bias Stress Instability and Hysteresis Characteristics of InAs Nanowire Field-Effect Transistors

Changyong Lan, Sen Po Yip, Xiaolin Kang, You Meng, Xiuming Bu, Johnny C. Ho

研究成果: ジャーナルへの寄稿学術誌査読

10 被引用数 (Scopus)


Because of the excellent electrical properties, III-V semiconductor nanowires are promising building blocks for next-generation electronics; however, their rich surface states inevitably contribute large amounts of charge traps, leading to gate bias stress instability and hysteresis characteristics in nanowire field-effect transistors (FETs). Here, we investigated thoroughly the gate bias stress and hysteresis effects in InAs nanowire FETs. It is observed that the output current decreases together with the threshold voltage shifting to the positive direction when a positive gate bias stress is applied, and vice versa for the negative gate bias stress. For double-sweep transfer characteristics, the significant hysteresis behavior is observed, depending heavily on the sweeping rate and range. On the basis of complementary investigations of these devices, charge traps are confirmed to be the dominant factor for these instability effects. Importantly, the hysteresis can be simulated well by utilizing a combination of the rate equation for electron density and the empirical model for electron mobility. This provides an accurate evaluation of carrier mobility, which is in distinct contrast to the overestimation of mobility when using the transconductance for calculation. All these findings are important for understanding the charge trap dynamics to further enhance the device performance of nanowire FETs.

ジャーナルACS Applied Materials and Interfaces
出版ステータス出版済み - 12月 16 2020

!!!All Science Journal Classification (ASJC) codes

  • 材料科学(全般)


「Gate Bias Stress Instability and Hysteresis Characteristics of InAs Nanowire Field-Effect Transistors」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。