TY - JOUR
T1 - Grain positioning using metal imprint technology for single-grain Si thin-film transistor
AU - Makihira, Kenji
AU - Yoshii, Masahito
AU - Asano, Tanemasa
PY - 2003/5
Y1 - 2003/5
N2 - We prepared a large-grain silicon thin film by a new solid-phase crystallization technology called metal imprint technology, fabricated a prototype of a quasi-single-crystal silicon (Si) thin-film transistor (TFT), and evaluated its performance. Metal imprint technology presses a chip array coated by metal onto amorphous silicon and promotes the nucleation in solid-phase crystallization by the metal transferred to a small area. By using nickel (Ni) in the imprinting, we found that the incubation time could be significantly decreased, and large grains could be formed at any desired positions. The grains we obtained had a 〈111〉 orientation. An average 7-μm grain size was obtained by annealing at 560 °C. This technology was used to fabricate TFT that positioned the channel region in a single grain. The fabricated TFT exhibited excellent performance in the field effect mobilities of 400 cm2/Vs in the n-channel and 220 cm2/Vs in the p-channel. We found that dispersion in mobility of TFTs could be reduced to one-half of the dispersion of polycrystalline-Si TFT that was crystallized in the conventional solid phase. Threshold voltages had excellent uniformity and were about one-half of those of a conventional solid-phase crystallized TFT.
AB - We prepared a large-grain silicon thin film by a new solid-phase crystallization technology called metal imprint technology, fabricated a prototype of a quasi-single-crystal silicon (Si) thin-film transistor (TFT), and evaluated its performance. Metal imprint technology presses a chip array coated by metal onto amorphous silicon and promotes the nucleation in solid-phase crystallization by the metal transferred to a small area. By using nickel (Ni) in the imprinting, we found that the incubation time could be significantly decreased, and large grains could be formed at any desired positions. The grains we obtained had a 〈111〉 orientation. An average 7-μm grain size was obtained by annealing at 560 °C. This technology was used to fabricate TFT that positioned the channel region in a single grain. The fabricated TFT exhibited excellent performance in the field effect mobilities of 400 cm2/Vs in the n-channel and 220 cm2/Vs in the p-channel. We found that dispersion in mobility of TFTs could be reduced to one-half of the dispersion of polycrystalline-Si TFT that was crystallized in the conventional solid phase. Threshold voltages had excellent uniformity and were about one-half of those of a conventional solid-phase crystallized TFT.
UR - http://www.scopus.com/inward/record.url?scp=0038733757&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0038733757&partnerID=8YFLogxK
U2 - 10.1002/ecjb.10099
DO - 10.1002/ecjb.10099
M3 - Article
AN - SCOPUS:0038733757
SN - 8756-663X
VL - 86
SP - 45
EP - 51
JO - Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi)
JF - Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi)
IS - 5
ER -