Hardware friendly algorithm for earthquakes discrimination based on wavelet filter bank and support vector machine

Omar M. Saad, Ahmed Shalaby, Inoue Koji, Mohammed S. Sayed

研究成果: 著書/レポートタイプへの貢献会議での発言

抄録

Discrimination between earthquakes and explosion is one of the main challenges in the field of seismology. In some cases, the explosions recorded as an earthquake or vice verse, which can contaminate the seismic catalog. Rapid discrimination is required to support the real-time seismic application. The discrimination algorithm is based on a wavelet filter bank to extract the discriminative features, and support vector machine (SVM) as a classifier. Therefore; we propose to optimize the hardware implementation of the discrimination algorithm on Field Programmable Gate Array (FPGA). First, we implement the wavelet filter bank using optimized lifting scheme. Then, we utilize the linear classifier to implement the SVM classifier. Finally, we optimize the hardware resources of the discrimination algorithm to be utilized on low-cost FPGA called TE0711 board (Xilinx Artix7). The implemented design is utilized 1.2% and 39.8% of the FPGA's Look Up Table (LUT) and register resources, respectively.

元の言語英語
ホスト出版物のタイトル2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018
出版者Institute of Electrical and Electronics Engineers Inc.
ページ115-118
ページ数4
ISBN(電子版)9781538692301
DOI
出版物ステータス出版済み - 4 1 2019
イベント2018 Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018 - Alexandria, エジプト
継続期間: 12 17 201812 19 2018

出版物シリーズ

名前2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018

会議

会議2018 Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018
エジプト
Alexandria
期間12/17/1812/19/18

Fingerprint

Filter banks
Support vector machines
Field programmable gate arrays (FPGA)
Earthquakes
Classifiers
Hardware
Explosions
Seismology
Costs

All Science Journal Classification (ASJC) codes

  • Computational Theory and Mathematics
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

これを引用

Saad, O. M., Shalaby, A., Koji, I., & Sayed, M. S. (2019). Hardware friendly algorithm for earthquakes discrimination based on wavelet filter bank and support vector machine. : 2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018 (pp. 115-118). [8679531] (2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/JEC-ECC.2018.8679531

Hardware friendly algorithm for earthquakes discrimination based on wavelet filter bank and support vector machine. / Saad, Omar M.; Shalaby, Ahmed; Koji, Inoue; Sayed, Mohammed S.

2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018. Institute of Electrical and Electronics Engineers Inc., 2019. p. 115-118 8679531 (2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018).

研究成果: 著書/レポートタイプへの貢献会議での発言

Saad, OM, Shalaby, A, Koji, I & Sayed, MS 2019, Hardware friendly algorithm for earthquakes discrimination based on wavelet filter bank and support vector machine. : 2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018., 8679531, 2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018, Institute of Electrical and Electronics Engineers Inc., pp. 115-118, 2018 Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018, Alexandria, エジプト, 12/17/18. https://doi.org/10.1109/JEC-ECC.2018.8679531
Saad OM, Shalaby A, Koji I, Sayed MS. Hardware friendly algorithm for earthquakes discrimination based on wavelet filter bank and support vector machine. : 2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018. Institute of Electrical and Electronics Engineers Inc. 2019. p. 115-118. 8679531. (2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018). https://doi.org/10.1109/JEC-ECC.2018.8679531
Saad, Omar M. ; Shalaby, Ahmed ; Koji, Inoue ; Sayed, Mohammed S. / Hardware friendly algorithm for earthquakes discrimination based on wavelet filter bank and support vector machine. 2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018. Institute of Electrical and Electronics Engineers Inc., 2019. pp. 115-118 (2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018).
@inproceedings{a3a63f78dcc2444c9ca44d2449484185,
title = "Hardware friendly algorithm for earthquakes discrimination based on wavelet filter bank and support vector machine",
abstract = "Discrimination between earthquakes and explosion is one of the main challenges in the field of seismology. In some cases, the explosions recorded as an earthquake or vice verse, which can contaminate the seismic catalog. Rapid discrimination is required to support the real-time seismic application. The discrimination algorithm is based on a wavelet filter bank to extract the discriminative features, and support vector machine (SVM) as a classifier. Therefore; we propose to optimize the hardware implementation of the discrimination algorithm on Field Programmable Gate Array (FPGA). First, we implement the wavelet filter bank using optimized lifting scheme. Then, we utilize the linear classifier to implement the SVM classifier. Finally, we optimize the hardware resources of the discrimination algorithm to be utilized on low-cost FPGA called TE0711 board (Xilinx Artix7). The implemented design is utilized 1.2{\%} and 39.8{\%} of the FPGA's Look Up Table (LUT) and register resources, respectively.",
author = "Saad, {Omar M.} and Ahmed Shalaby and Inoue Koji and Sayed, {Mohammed S.}",
year = "2019",
month = "4",
day = "1",
doi = "10.1109/JEC-ECC.2018.8679531",
language = "English",
series = "2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "115--118",
booktitle = "2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018",
address = "United States",

}

TY - GEN

T1 - Hardware friendly algorithm for earthquakes discrimination based on wavelet filter bank and support vector machine

AU - Saad, Omar M.

AU - Shalaby, Ahmed

AU - Koji, Inoue

AU - Sayed, Mohammed S.

PY - 2019/4/1

Y1 - 2019/4/1

N2 - Discrimination between earthquakes and explosion is one of the main challenges in the field of seismology. In some cases, the explosions recorded as an earthquake or vice verse, which can contaminate the seismic catalog. Rapid discrimination is required to support the real-time seismic application. The discrimination algorithm is based on a wavelet filter bank to extract the discriminative features, and support vector machine (SVM) as a classifier. Therefore; we propose to optimize the hardware implementation of the discrimination algorithm on Field Programmable Gate Array (FPGA). First, we implement the wavelet filter bank using optimized lifting scheme. Then, we utilize the linear classifier to implement the SVM classifier. Finally, we optimize the hardware resources of the discrimination algorithm to be utilized on low-cost FPGA called TE0711 board (Xilinx Artix7). The implemented design is utilized 1.2% and 39.8% of the FPGA's Look Up Table (LUT) and register resources, respectively.

AB - Discrimination between earthquakes and explosion is one of the main challenges in the field of seismology. In some cases, the explosions recorded as an earthquake or vice verse, which can contaminate the seismic catalog. Rapid discrimination is required to support the real-time seismic application. The discrimination algorithm is based on a wavelet filter bank to extract the discriminative features, and support vector machine (SVM) as a classifier. Therefore; we propose to optimize the hardware implementation of the discrimination algorithm on Field Programmable Gate Array (FPGA). First, we implement the wavelet filter bank using optimized lifting scheme. Then, we utilize the linear classifier to implement the SVM classifier. Finally, we optimize the hardware resources of the discrimination algorithm to be utilized on low-cost FPGA called TE0711 board (Xilinx Artix7). The implemented design is utilized 1.2% and 39.8% of the FPGA's Look Up Table (LUT) and register resources, respectively.

UR - http://www.scopus.com/inward/record.url?scp=85064590519&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85064590519&partnerID=8YFLogxK

U2 - 10.1109/JEC-ECC.2018.8679531

DO - 10.1109/JEC-ECC.2018.8679531

M3 - Conference contribution

AN - SCOPUS:85064590519

T3 - 2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018

SP - 115

EP - 118

BT - 2018 Proceedings of the Japan-Africa Conference on Electronics, Communications, and Computations, JAC-ECC 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -