Improved policies for Drowsy caches in embedded processors

Junpei Zushi, Gang Zeng, Hiroyuki Tomiyama, Hiroaki Takada, Inoue Koji

研究成果: Chapter in Book/Report/Conference proceedingConference contribution

3 被引用数 (Scopus)

抄録

In the design of embedded systems, especially batterypowered systems, it is important to reduce energy consumption. Cache are now used not only in general-purpose processors but also in embedded processors. As feature sizes shrink, the leakage energy has contributed to a significant portion of total energy consumption. To reduce the leakage energy of cache, the Drowsy cache was proposed, in which the cache lines are periodically moved to the lowleakage mode without loss of its content. However, when a cache line in the low-leakage mode is accessed, one or more clock cycles are required to transition the cache line back to the normal mode before its content can be accessed. As a result, these penalty cycles may significantly degrade the cache performance, especially in embedded processors without out-of-order execution. In this paper, we propose four mode transition policies which aim at high energy reduction with the minimum performance degradation. We also compare our policies with existing policies in the context of embedded processors. Experimental results demonstrate the effectiveness of the proposed policies.

本文言語英語
ホスト出版物のタイトルProceedings - 4th IEEE International Symposium on Electronic Design, Test and Applications, DELTA 2008
ページ362-367
ページ数6
DOI
出版ステータス出版済み - 9 5 2008
イベント4th IEEE International Symposium on Electronic Design, Test and Applications, DELTA 2008 - Hong Kong, SAR, 香港
継続期間: 1 23 20081 25 2008

出版物シリーズ

名前Proceedings - 4th IEEE International Symposium on Electronic Design, Test and Applications, DELTA 2008

その他

その他4th IEEE International Symposium on Electronic Design, Test and Applications, DELTA 2008
Country香港
CityHong Kong, SAR
Period1/23/081/25/08

All Science Journal Classification (ASJC) codes

  • Computer Graphics and Computer-Aided Design
  • Computer Science Applications
  • Electrical and Electronic Engineering

フィンガープリント 「Improved policies for Drowsy caches in embedded processors」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル