Language and compiler for optimizing datapath widths of embedded systems

Akihiko Inoue, Hiroyuki Tomiyama, Takanori Okuma, Hiroyuki Kanbara, Hiroto Yasuura

研究成果: ジャーナルへの寄稿記事

23 引用 (Scopus)

抄録

The datapath width of a core processor has a strong effect on cost, power consumption, and performance of an embedded system integrated with memories into a single-chip. However, it is difficult for designers to appropriately determine the datapath width for each application because of the limited reusability of software and the lack of compilation techniques. The purpose of this paper is to clarify supports required from software for the optimal datapath width determination. As a solution, an embedded programming language, called Valen-C, and a retargetable Valen-C compiler are proposed. In this paper, the syntax and semantics of Valen-C along with the mechanism of the Valen-C retargetable compiler and how to preserve the accuracy of computation of programs in relation to various datapath widths are also described. Experiments with practical applications show that the total cost of the system including a core processor, ROM, and RAM is drastically reduced with little performance loss by reducing the datapath width.

元の言語英語
ページ(範囲)2595-2604
ページ数10
ジャーナルIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
E81-A
発行部数12
出版物ステータス出版済み - 1 1 1998

Fingerprint

Embedded systems
Embedded Systems
Compiler
ROM
Reusability
Random access storage
Computer programming languages
Costs
Electric power utilization
Semantics
Data storage equipment
Software
Compilation
Experiments
Power Consumption
Programming Languages
Chip
Language
Experiment

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics

これを引用

Language and compiler for optimizing datapath widths of embedded systems. / Inoue, Akihiko; Tomiyama, Hiroyuki; Okuma, Takanori; Kanbara, Hiroyuki; Yasuura, Hiroto.

:: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 巻 E81-A, 番号 12, 01.01.1998, p. 2595-2604.

研究成果: ジャーナルへの寄稿記事

Inoue, Akihiko ; Tomiyama, Hiroyuki ; Okuma, Takanori ; Kanbara, Hiroyuki ; Yasuura, Hiroto. / Language and compiler for optimizing datapath widths of embedded systems. :: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 1998 ; 巻 E81-A, 番号 12. pp. 2595-2604.
@article{a866c7b3b19446fd83e8961dad006091,
title = "Language and compiler for optimizing datapath widths of embedded systems",
abstract = "The datapath width of a core processor has a strong effect on cost, power consumption, and performance of an embedded system integrated with memories into a single-chip. However, it is difficult for designers to appropriately determine the datapath width for each application because of the limited reusability of software and the lack of compilation techniques. The purpose of this paper is to clarify supports required from software for the optimal datapath width determination. As a solution, an embedded programming language, called Valen-C, and a retargetable Valen-C compiler are proposed. In this paper, the syntax and semantics of Valen-C along with the mechanism of the Valen-C retargetable compiler and how to preserve the accuracy of computation of programs in relation to various datapath widths are also described. Experiments with practical applications show that the total cost of the system including a core processor, ROM, and RAM is drastically reduced with little performance loss by reducing the datapath width.",
author = "Akihiko Inoue and Hiroyuki Tomiyama and Takanori Okuma and Hiroyuki Kanbara and Hiroto Yasuura",
year = "1998",
month = "1",
day = "1",
language = "English",
volume = "E81-A",
pages = "2595--2604",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - Language and compiler for optimizing datapath widths of embedded systems

AU - Inoue, Akihiko

AU - Tomiyama, Hiroyuki

AU - Okuma, Takanori

AU - Kanbara, Hiroyuki

AU - Yasuura, Hiroto

PY - 1998/1/1

Y1 - 1998/1/1

N2 - The datapath width of a core processor has a strong effect on cost, power consumption, and performance of an embedded system integrated with memories into a single-chip. However, it is difficult for designers to appropriately determine the datapath width for each application because of the limited reusability of software and the lack of compilation techniques. The purpose of this paper is to clarify supports required from software for the optimal datapath width determination. As a solution, an embedded programming language, called Valen-C, and a retargetable Valen-C compiler are proposed. In this paper, the syntax and semantics of Valen-C along with the mechanism of the Valen-C retargetable compiler and how to preserve the accuracy of computation of programs in relation to various datapath widths are also described. Experiments with practical applications show that the total cost of the system including a core processor, ROM, and RAM is drastically reduced with little performance loss by reducing the datapath width.

AB - The datapath width of a core processor has a strong effect on cost, power consumption, and performance of an embedded system integrated with memories into a single-chip. However, it is difficult for designers to appropriately determine the datapath width for each application because of the limited reusability of software and the lack of compilation techniques. The purpose of this paper is to clarify supports required from software for the optimal datapath width determination. As a solution, an embedded programming language, called Valen-C, and a retargetable Valen-C compiler are proposed. In this paper, the syntax and semantics of Valen-C along with the mechanism of the Valen-C retargetable compiler and how to preserve the accuracy of computation of programs in relation to various datapath widths are also described. Experiments with practical applications show that the total cost of the system including a core processor, ROM, and RAM is drastically reduced with little performance loss by reducing the datapath width.

UR - http://www.scopus.com/inward/record.url?scp=0032319743&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032319743&partnerID=8YFLogxK

M3 - Article

VL - E81-A

SP - 2595

EP - 2604

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -