Line sharing cache: Exploring cache capacity with frequent line value locality

Keitarou Oka, Hiroshi Sasaki, Koji Inoue

研究成果: Chapter in Book/Report/Conference proceedingConference contribution

1 被引用数 (Scopus)

抄録

This paper proposes a new last level cache architecture called line sharing cache (LSC), which can reduce the number of cache misses without increasing the size of the cache memory. It stores lines which contain the identical value in a single line entry, which enables to store greater amount of lines. Evaluation results show performance improvements of up to 35% across a set of SPEC CPU2000 benchmarks.

本文言語英語
ホスト出版物のタイトル2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
ページ669-674
ページ数6
DOI
出版ステータス出版済み - 5 20 2013
イベント2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 - Yokohama, 日本
継続期間: 1 22 20131 25 2013

出版物シリーズ

名前Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

その他

その他2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
Country日本
CityYokohama
Period1/22/131/25/13

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

フィンガープリント 「Line sharing cache: Exploring cache capacity with frequent line value locality」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル