Linearization technique using bipolar transistor at 5 GHz low noise amplifier

A. I.A. Galal, R. K. Pokharel, H. Kanaya, K. Yoshida

研究成果: ジャーナルへの寄稿学術誌査読

3 被引用数 (Scopus)


A CMOS low noise amplifier (LNA) used in wireless communication systems, such as WLAN and CDMA, must have low noise figure, high linearity, and sufficient gain. Several techniques have been proposed to improve the linearity of CMOS LNA circuits. The proposed low noise amplifier achieves high third-order input intercept point (IIP3) using multi-gated configuration technique, by using two transistors, the first is the main CMOS transistor, and the second is bipolar transistor in TSMC 0.18 m technology. Bipolar transistor is used to cancel the third-order component from MOS transistor to fulfill high linearity operation. This work is designed and fabricated in TSMC 0.18 m CMOS process. At 5 GHz, the proposed LNA achieves a measurement results as 16 dBm of IIP3, 10.5 dB of gain, 2.1 dB of noise figure, and 8 mW of power consumption.

ジャーナルAEU - International Journal of Electronics and Communications
出版ステータス出版済み - 10月 2010

!!!All Science Journal Classification (ASJC) codes

  • 電子工学および電気工学


「Linearization technique using bipolar transistor at 5 GHz low noise amplifier」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。