Low power and compact desktop ATM PMD

Y. Wakayama, F. Nakano, J. Takeuchi, N. Honda, K. Ishii, T. Sakamoto, T. Fujii

研究成果: Contribution to journalConference article査読


A PMD sublayer circuit for 25.6 Mb/s ATM interface has been developed in a 0.35 μm CMOS process. Although it contains a UTP 100 m cable equalizer circuit and a clock recovery circuit, a low power 74 mW and a small die area 2.52 mm2 are achieved. With the circuit, a six port 25.6 Mb/s ATM interface chip has been realized.

ジャーナルProceedings of the Custom Integrated Circuits Conference
出版ステータス出版済み - 1 1 1997
イベントProceedings of the 1997 IEEE Custom Integrated Circuits Conference - Santa Clara, CA, USA
継続期間: 5 5 19975 8 1997

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

フィンガープリント 「Low power and compact desktop ATM PMD」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。