Low-Power Design of CML Driver for On-Chip Transmission-Lines Using Impedance-Unmatched Driver

Takeshi Kuboki, Akira Tsuchiya, Hidetoshi Onodera

研究成果: Contribution to journalArticle

抜粋

This paper proposes a design technique to reduce the power dissipation of CML driver for on-chip transmission-lines. CML drivers can operate at higher frequency than conventional static CMOS logic drivers. On the other hand, the power dissipation is larger than that of CMOS static logic drivers. The proposed method reduces the power dissipation by using an impedance-unmatched driver instead of the conventional impedance-matched driver. Measurement results show that the proposed method reduces the power dissipation by 32% compared with a conventional design at 12.5Gbps.
元の言語英語
ページ(範囲)1274-1281
ページ数8
ジャーナルIEICE Transactions on Electronics
90
発行部数6
出版物ステータス出版済み - 6 1 2007

フィンガープリント Low-Power Design of CML Driver for On-Chip Transmission-Lines Using Impedance-Unmatched Driver' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用