Memory-CPU size optimization for embedded system designs

Barry Shackleford, Mitsuhiro Yasuda, Etsuko Okushi, Hisao Koizumi, Hiroyuki Tomiyama, Hiroto Yasuura

研究成果: ジャーナルへの寄稿Conference article

16 引用 (Scopus)

抄録

Entire systems embedded in a chip and consisting of a processor, memory, and system-specific peripheral hardware are now commonly contained in commodity electronic devices. Cost minimization of these systems is of paramount economic importance to manufactures of these devices. By employing a variable configuration processor in conjunction with a multi-precision compiler generator there are situations in which considerable system cost reduction can be obtained by synthesizing a CPU that is narrower than the largest variable in the application program.

元の言語英語
ページ(範囲)246-251
ページ数6
ジャーナルProceedings - Design Automation Conference
出版物ステータス出版済み - 1 1 1997
イベントProceedings of the 1997 34th Design Automation Conference - Anaheim, CA, USA
継続期間: 6 9 19976 13 1997

Fingerprint

Computer peripheral equipment
Cost reduction
Application programs
Embedded systems
Computer hardware
Program processors
Computer systems
Systems analysis
Data storage equipment
Economics
Costs

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Control and Systems Engineering

これを引用

Shackleford, B., Yasuda, M., Okushi, E., Koizumi, H., Tomiyama, H., & Yasuura, H. (1997). Memory-CPU size optimization for embedded system designs. Proceedings - Design Automation Conference, 246-251.

Memory-CPU size optimization for embedded system designs. / Shackleford, Barry; Yasuda, Mitsuhiro; Okushi, Etsuko; Koizumi, Hisao; Tomiyama, Hiroyuki; Yasuura, Hiroto.

:: Proceedings - Design Automation Conference, 01.01.1997, p. 246-251.

研究成果: ジャーナルへの寄稿Conference article

Shackleford, B, Yasuda, M, Okushi, E, Koizumi, H, Tomiyama, H & Yasuura, H 1997, 'Memory-CPU size optimization for embedded system designs', Proceedings - Design Automation Conference, pp. 246-251.
Shackleford B, Yasuda M, Okushi E, Koizumi H, Tomiyama H, Yasuura H. Memory-CPU size optimization for embedded system designs. Proceedings - Design Automation Conference. 1997 1 1;246-251.
Shackleford, Barry ; Yasuda, Mitsuhiro ; Okushi, Etsuko ; Koizumi, Hisao ; Tomiyama, Hiroyuki ; Yasuura, Hiroto. / Memory-CPU size optimization for embedded system designs. :: Proceedings - Design Automation Conference. 1997 ; pp. 246-251.
@article{26f6f07127b34388be596e3792a0bcb3,
title = "Memory-CPU size optimization for embedded system designs",
abstract = "Entire systems embedded in a chip and consisting of a processor, memory, and system-specific peripheral hardware are now commonly contained in commodity electronic devices. Cost minimization of these systems is of paramount economic importance to manufactures of these devices. By employing a variable configuration processor in conjunction with a multi-precision compiler generator there are situations in which considerable system cost reduction can be obtained by synthesizing a CPU that is narrower than the largest variable in the application program.",
author = "Barry Shackleford and Mitsuhiro Yasuda and Etsuko Okushi and Hisao Koizumi and Hiroyuki Tomiyama and Hiroto Yasuura",
year = "1997",
month = "1",
day = "1",
language = "English",
pages = "246--251",
journal = "Proceedings - Design Automation Conference",
issn = "0738-100X",

}

TY - JOUR

T1 - Memory-CPU size optimization for embedded system designs

AU - Shackleford, Barry

AU - Yasuda, Mitsuhiro

AU - Okushi, Etsuko

AU - Koizumi, Hisao

AU - Tomiyama, Hiroyuki

AU - Yasuura, Hiroto

PY - 1997/1/1

Y1 - 1997/1/1

N2 - Entire systems embedded in a chip and consisting of a processor, memory, and system-specific peripheral hardware are now commonly contained in commodity electronic devices. Cost minimization of these systems is of paramount economic importance to manufactures of these devices. By employing a variable configuration processor in conjunction with a multi-precision compiler generator there are situations in which considerable system cost reduction can be obtained by synthesizing a CPU that is narrower than the largest variable in the application program.

AB - Entire systems embedded in a chip and consisting of a processor, memory, and system-specific peripheral hardware are now commonly contained in commodity electronic devices. Cost minimization of these systems is of paramount economic importance to manufactures of these devices. By employing a variable configuration processor in conjunction with a multi-precision compiler generator there are situations in which considerable system cost reduction can be obtained by synthesizing a CPU that is narrower than the largest variable in the application program.

UR - http://www.scopus.com/inward/record.url?scp=0030644930&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030644930&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0030644930

SP - 246

EP - 251

JO - Proceedings - Design Automation Conference

JF - Proceedings - Design Automation Conference

SN - 0738-100X

ER -