Performance optimization of SpMV using CRS format by considering OpenMP scheduling on CPUs and MIC

Satoshi Ohshima, Takahiro Katagiri, Masaharu Matsumoto

研究成果: 著書/レポートタイプへの貢献会議での発言

3 引用 (Scopus)

抄録

In this study, we evaluate the performance of sparse matrix-vector multiplication (SpMV) using the compressed row storage (CRS) format on CPUs and MIC. We focus on the relationship between OpenMP scheduling and performance. The performance of SpMV is measured using various OpenMP scheduling settings and the results are analyzed, which show that OpenMP scheduling has a considerable effect on the performance of SpMV. We confirm that some scheduling settings resulted in performance improvements compared with default scheduling for particular matrices. The results of the evaluation show that the performance of SpMV is improved by up to 1.57 times compared with SPARC64 IXfx, 2.47 times compared with Xeon Ivy Bridge-EP, and 2.26 times compared with Knights Corner. Next, we modify the SpMV function of OpenATLib, an auto-tuned numerical library, to consider the scheduling of optimization as an additional SpMV implementation. We measure the performance of the GMRES solver and obtain performance improvements of up to 11.4%. These results will help to improve the performance of various numerical calculation applications.

元の言語英語
ホスト出版物のタイトルProceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014
出版者Institute of Electrical and Electronics Engineers Inc.
ページ253-260
ページ数8
ISBN(電子版)9781479943050
DOI
出版物ステータス出版済み - 11 6 2014
イベント2014 8th IEEE International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014 - Aizu-Wakamatsu, 日本
継続期間: 9 23 20149 25 2014

出版物シリーズ

名前Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014

その他

その他2014 8th IEEE International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014
日本
Aizu-Wakamatsu
期間9/23/149/25/14

Fingerprint

Program processors
Scheduling

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

これを引用

Ohshima, S., Katagiri, T., & Matsumoto, M. (2014). Performance optimization of SpMV using CRS format by considering OpenMP scheduling on CPUs and MIC. : Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014 (pp. 253-260). [6949479] (Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/MCSoC.2014.43

Performance optimization of SpMV using CRS format by considering OpenMP scheduling on CPUs and MIC. / Ohshima, Satoshi; Katagiri, Takahiro; Matsumoto, Masaharu.

Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014. Institute of Electrical and Electronics Engineers Inc., 2014. p. 253-260 6949479 (Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014).

研究成果: 著書/レポートタイプへの貢献会議での発言

Ohshima, S, Katagiri, T & Matsumoto, M 2014, Performance optimization of SpMV using CRS format by considering OpenMP scheduling on CPUs and MIC. : Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014., 6949479, Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014, Institute of Electrical and Electronics Engineers Inc., pp. 253-260, 2014 8th IEEE International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014, Aizu-Wakamatsu, 日本, 9/23/14. https://doi.org/10.1109/MCSoC.2014.43
Ohshima S, Katagiri T, Matsumoto M. Performance optimization of SpMV using CRS format by considering OpenMP scheduling on CPUs and MIC. : Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014. Institute of Electrical and Electronics Engineers Inc. 2014. p. 253-260. 6949479. (Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014). https://doi.org/10.1109/MCSoC.2014.43
Ohshima, Satoshi ; Katagiri, Takahiro ; Matsumoto, Masaharu. / Performance optimization of SpMV using CRS format by considering OpenMP scheduling on CPUs and MIC. Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 253-260 (Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014).
@inproceedings{8df074e3a4fe4897be92a53c0a74dd5f,
title = "Performance optimization of SpMV using CRS format by considering OpenMP scheduling on CPUs and MIC",
abstract = "In this study, we evaluate the performance of sparse matrix-vector multiplication (SpMV) using the compressed row storage (CRS) format on CPUs and MIC. We focus on the relationship between OpenMP scheduling and performance. The performance of SpMV is measured using various OpenMP scheduling settings and the results are analyzed, which show that OpenMP scheduling has a considerable effect on the performance of SpMV. We confirm that some scheduling settings resulted in performance improvements compared with default scheduling for particular matrices. The results of the evaluation show that the performance of SpMV is improved by up to 1.57 times compared with SPARC64 IXfx, 2.47 times compared with Xeon Ivy Bridge-EP, and 2.26 times compared with Knights Corner. Next, we modify the SpMV function of OpenATLib, an auto-tuned numerical library, to consider the scheduling of optimization as an additional SpMV implementation. We measure the performance of the GMRES solver and obtain performance improvements of up to 11.4{\%}. These results will help to improve the performance of various numerical calculation applications.",
author = "Satoshi Ohshima and Takahiro Katagiri and Masaharu Matsumoto",
year = "2014",
month = "11",
day = "6",
doi = "10.1109/MCSoC.2014.43",
language = "English",
series = "Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "253--260",
booktitle = "Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014",
address = "United States",

}

TY - GEN

T1 - Performance optimization of SpMV using CRS format by considering OpenMP scheduling on CPUs and MIC

AU - Ohshima, Satoshi

AU - Katagiri, Takahiro

AU - Matsumoto, Masaharu

PY - 2014/11/6

Y1 - 2014/11/6

N2 - In this study, we evaluate the performance of sparse matrix-vector multiplication (SpMV) using the compressed row storage (CRS) format on CPUs and MIC. We focus on the relationship between OpenMP scheduling and performance. The performance of SpMV is measured using various OpenMP scheduling settings and the results are analyzed, which show that OpenMP scheduling has a considerable effect on the performance of SpMV. We confirm that some scheduling settings resulted in performance improvements compared with default scheduling for particular matrices. The results of the evaluation show that the performance of SpMV is improved by up to 1.57 times compared with SPARC64 IXfx, 2.47 times compared with Xeon Ivy Bridge-EP, and 2.26 times compared with Knights Corner. Next, we modify the SpMV function of OpenATLib, an auto-tuned numerical library, to consider the scheduling of optimization as an additional SpMV implementation. We measure the performance of the GMRES solver and obtain performance improvements of up to 11.4%. These results will help to improve the performance of various numerical calculation applications.

AB - In this study, we evaluate the performance of sparse matrix-vector multiplication (SpMV) using the compressed row storage (CRS) format on CPUs and MIC. We focus on the relationship between OpenMP scheduling and performance. The performance of SpMV is measured using various OpenMP scheduling settings and the results are analyzed, which show that OpenMP scheduling has a considerable effect on the performance of SpMV. We confirm that some scheduling settings resulted in performance improvements compared with default scheduling for particular matrices. The results of the evaluation show that the performance of SpMV is improved by up to 1.57 times compared with SPARC64 IXfx, 2.47 times compared with Xeon Ivy Bridge-EP, and 2.26 times compared with Knights Corner. Next, we modify the SpMV function of OpenATLib, an auto-tuned numerical library, to consider the scheduling of optimization as an additional SpMV implementation. We measure the performance of the GMRES solver and obtain performance improvements of up to 11.4%. These results will help to improve the performance of various numerical calculation applications.

UR - http://www.scopus.com/inward/record.url?scp=84917732692&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84917732692&partnerID=8YFLogxK

U2 - 10.1109/MCSoC.2014.43

DO - 10.1109/MCSoC.2014.43

M3 - Conference contribution

AN - SCOPUS:84917732692

T3 - Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014

SP - 253

EP - 260

BT - Proceedings - 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014

PB - Institute of Electrical and Electronics Engineers Inc.

ER -