Power-Pro

Programmable Power Management Architecture

Tohru Ishihara, Hiroto Yasuura

研究成果: ジャーナルへの寄稿記事

5 引用 (Scopus)

抄録

This paper presents Power-Pro architecture (Programmable Power Management Architecture), a novel processor architecture for power reduction. Power-Pro architecture has following two functionalities, (i) Supply voltage and clock frequency can be dynamically varied, (ii) Active data-path width can be dynamically adjusted to requirement of application programs. For the application programs which require less performance or less data-path width, Power-Pro architecture realize dramatic power reduction.

元の言語英語
ページ(範囲)321-322
ページ数2
ジャーナルProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
出版物ステータス出版済み - 1998

Fingerprint

Application programs
Clocks
Electric potential
Power management

All Science Journal Classification (ASJC) codes

  • Engineering(all)

これを引用

@article{673e8a40740a4946883e77398dbf6f37,
title = "Power-Pro: Programmable Power Management Architecture",
abstract = "This paper presents Power-Pro architecture (Programmable Power Management Architecture), a novel processor architecture for power reduction. Power-Pro architecture has following two functionalities, (i) Supply voltage and clock frequency can be dynamically varied, (ii) Active data-path width can be dynamically adjusted to requirement of application programs. For the application programs which require less performance or less data-path width, Power-Pro architecture realize dramatic power reduction.",
author = "Tohru Ishihara and Hiroto Yasuura",
year = "1998",
language = "English",
pages = "321--322",
journal = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - JOUR

T1 - Power-Pro

T2 - Programmable Power Management Architecture

AU - Ishihara, Tohru

AU - Yasuura, Hiroto

PY - 1998

Y1 - 1998

N2 - This paper presents Power-Pro architecture (Programmable Power Management Architecture), a novel processor architecture for power reduction. Power-Pro architecture has following two functionalities, (i) Supply voltage and clock frequency can be dynamically varied, (ii) Active data-path width can be dynamically adjusted to requirement of application programs. For the application programs which require less performance or less data-path width, Power-Pro architecture realize dramatic power reduction.

AB - This paper presents Power-Pro architecture (Programmable Power Management Architecture), a novel processor architecture for power reduction. Power-Pro architecture has following two functionalities, (i) Supply voltage and clock frequency can be dynamically varied, (ii) Active data-path width can be dynamically adjusted to requirement of application programs. For the application programs which require less performance or less data-path width, Power-Pro architecture realize dramatic power reduction.

UR - http://www.scopus.com/inward/record.url?scp=0032218664&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032218664&partnerID=8YFLogxK

M3 - Article

SP - 321

EP - 322

JO - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

JF - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -